root / hw / lsi53c895a.c @ 4b816985
History | View | Annotate | Download (56.9 kB)
1 | 5fafdf24 | ths | /*
|
---|---|---|---|
2 | 7d8406be | pbrook | * QEMU LSI53C895A SCSI Host Bus Adapter emulation
|
3 | 7d8406be | pbrook | *
|
4 | 7d8406be | pbrook | * Copyright (c) 2006 CodeSourcery.
|
5 | 7d8406be | pbrook | * Written by Paul Brook
|
6 | 7d8406be | pbrook | *
|
7 | 7d8406be | pbrook | * This code is licenced under the LGPL.
|
8 | 7d8406be | pbrook | */
|
9 | 7d8406be | pbrook | |
10 | 7d8406be | pbrook | /* ??? Need to check if the {read,write}[wl] routines work properly on
|
11 | 7d8406be | pbrook | big-endian targets. */
|
12 | 7d8406be | pbrook | |
13 | 87ecb68b | pbrook | #include "hw.h" |
14 | 87ecb68b | pbrook | #include "pci.h" |
15 | 87ecb68b | pbrook | #include "scsi-disk.h" |
16 | b0a7b120 | aliguori | #include "block_int.h" |
17 | 7d8406be | pbrook | |
18 | 7d8406be | pbrook | //#define DEBUG_LSI
|
19 | 7d8406be | pbrook | //#define DEBUG_LSI_REG
|
20 | 7d8406be | pbrook | |
21 | 7d8406be | pbrook | #ifdef DEBUG_LSI
|
22 | 001faf32 | Blue Swirl | #define DPRINTF(fmt, ...) \
|
23 | 001faf32 | Blue Swirl | do { printf("lsi_scsi: " fmt , ## __VA_ARGS__); } while (0) |
24 | 001faf32 | Blue Swirl | #define BADF(fmt, ...) \
|
25 | 001faf32 | Blue Swirl | do { fprintf(stderr, "lsi_scsi: error: " fmt , ## __VA_ARGS__); exit(1);} while (0) |
26 | 7d8406be | pbrook | #else
|
27 | 001faf32 | Blue Swirl | #define DPRINTF(fmt, ...) do {} while(0) |
28 | 001faf32 | Blue Swirl | #define BADF(fmt, ...) \
|
29 | 001faf32 | Blue Swirl | do { fprintf(stderr, "lsi_scsi: error: " fmt , ## __VA_ARGS__);} while (0) |
30 | 7d8406be | pbrook | #endif
|
31 | 7d8406be | pbrook | |
32 | 7d8406be | pbrook | #define LSI_SCNTL0_TRG 0x01 |
33 | 7d8406be | pbrook | #define LSI_SCNTL0_AAP 0x02 |
34 | 7d8406be | pbrook | #define LSI_SCNTL0_EPC 0x08 |
35 | 7d8406be | pbrook | #define LSI_SCNTL0_WATN 0x10 |
36 | 7d8406be | pbrook | #define LSI_SCNTL0_START 0x20 |
37 | 7d8406be | pbrook | |
38 | 7d8406be | pbrook | #define LSI_SCNTL1_SST 0x01 |
39 | 7d8406be | pbrook | #define LSI_SCNTL1_IARB 0x02 |
40 | 7d8406be | pbrook | #define LSI_SCNTL1_AESP 0x04 |
41 | 7d8406be | pbrook | #define LSI_SCNTL1_RST 0x08 |
42 | 7d8406be | pbrook | #define LSI_SCNTL1_CON 0x10 |
43 | 7d8406be | pbrook | #define LSI_SCNTL1_DHP 0x20 |
44 | 7d8406be | pbrook | #define LSI_SCNTL1_ADB 0x40 |
45 | 7d8406be | pbrook | #define LSI_SCNTL1_EXC 0x80 |
46 | 7d8406be | pbrook | |
47 | 7d8406be | pbrook | #define LSI_SCNTL2_WSR 0x01 |
48 | 7d8406be | pbrook | #define LSI_SCNTL2_VUE0 0x02 |
49 | 7d8406be | pbrook | #define LSI_SCNTL2_VUE1 0x04 |
50 | 7d8406be | pbrook | #define LSI_SCNTL2_WSS 0x08 |
51 | 7d8406be | pbrook | #define LSI_SCNTL2_SLPHBEN 0x10 |
52 | 7d8406be | pbrook | #define LSI_SCNTL2_SLPMD 0x20 |
53 | 7d8406be | pbrook | #define LSI_SCNTL2_CHM 0x40 |
54 | 7d8406be | pbrook | #define LSI_SCNTL2_SDU 0x80 |
55 | 7d8406be | pbrook | |
56 | 7d8406be | pbrook | #define LSI_ISTAT0_DIP 0x01 |
57 | 7d8406be | pbrook | #define LSI_ISTAT0_SIP 0x02 |
58 | 7d8406be | pbrook | #define LSI_ISTAT0_INTF 0x04 |
59 | 7d8406be | pbrook | #define LSI_ISTAT0_CON 0x08 |
60 | 7d8406be | pbrook | #define LSI_ISTAT0_SEM 0x10 |
61 | 7d8406be | pbrook | #define LSI_ISTAT0_SIGP 0x20 |
62 | 7d8406be | pbrook | #define LSI_ISTAT0_SRST 0x40 |
63 | 7d8406be | pbrook | #define LSI_ISTAT0_ABRT 0x80 |
64 | 7d8406be | pbrook | |
65 | 7d8406be | pbrook | #define LSI_ISTAT1_SI 0x01 |
66 | 7d8406be | pbrook | #define LSI_ISTAT1_SRUN 0x02 |
67 | 7d8406be | pbrook | #define LSI_ISTAT1_FLSH 0x04 |
68 | 7d8406be | pbrook | |
69 | 7d8406be | pbrook | #define LSI_SSTAT0_SDP0 0x01 |
70 | 7d8406be | pbrook | #define LSI_SSTAT0_RST 0x02 |
71 | 7d8406be | pbrook | #define LSI_SSTAT0_WOA 0x04 |
72 | 7d8406be | pbrook | #define LSI_SSTAT0_LOA 0x08 |
73 | 7d8406be | pbrook | #define LSI_SSTAT0_AIP 0x10 |
74 | 7d8406be | pbrook | #define LSI_SSTAT0_OLF 0x20 |
75 | 7d8406be | pbrook | #define LSI_SSTAT0_ORF 0x40 |
76 | 7d8406be | pbrook | #define LSI_SSTAT0_ILF 0x80 |
77 | 7d8406be | pbrook | |
78 | 7d8406be | pbrook | #define LSI_SIST0_PAR 0x01 |
79 | 7d8406be | pbrook | #define LSI_SIST0_RST 0x02 |
80 | 7d8406be | pbrook | #define LSI_SIST0_UDC 0x04 |
81 | 7d8406be | pbrook | #define LSI_SIST0_SGE 0x08 |
82 | 7d8406be | pbrook | #define LSI_SIST0_RSL 0x10 |
83 | 7d8406be | pbrook | #define LSI_SIST0_SEL 0x20 |
84 | 7d8406be | pbrook | #define LSI_SIST0_CMP 0x40 |
85 | 7d8406be | pbrook | #define LSI_SIST0_MA 0x80 |
86 | 7d8406be | pbrook | |
87 | 7d8406be | pbrook | #define LSI_SIST1_HTH 0x01 |
88 | 7d8406be | pbrook | #define LSI_SIST1_GEN 0x02 |
89 | 7d8406be | pbrook | #define LSI_SIST1_STO 0x04 |
90 | 7d8406be | pbrook | #define LSI_SIST1_SBMC 0x10 |
91 | 7d8406be | pbrook | |
92 | 7d8406be | pbrook | #define LSI_SOCL_IO 0x01 |
93 | 7d8406be | pbrook | #define LSI_SOCL_CD 0x02 |
94 | 7d8406be | pbrook | #define LSI_SOCL_MSG 0x04 |
95 | 7d8406be | pbrook | #define LSI_SOCL_ATN 0x08 |
96 | 7d8406be | pbrook | #define LSI_SOCL_SEL 0x10 |
97 | 7d8406be | pbrook | #define LSI_SOCL_BSY 0x20 |
98 | 7d8406be | pbrook | #define LSI_SOCL_ACK 0x40 |
99 | 7d8406be | pbrook | #define LSI_SOCL_REQ 0x80 |
100 | 7d8406be | pbrook | |
101 | 7d8406be | pbrook | #define LSI_DSTAT_IID 0x01 |
102 | 7d8406be | pbrook | #define LSI_DSTAT_SIR 0x04 |
103 | 7d8406be | pbrook | #define LSI_DSTAT_SSI 0x08 |
104 | 7d8406be | pbrook | #define LSI_DSTAT_ABRT 0x10 |
105 | 7d8406be | pbrook | #define LSI_DSTAT_BF 0x20 |
106 | 7d8406be | pbrook | #define LSI_DSTAT_MDPE 0x40 |
107 | 7d8406be | pbrook | #define LSI_DSTAT_DFE 0x80 |
108 | 7d8406be | pbrook | |
109 | 7d8406be | pbrook | #define LSI_DCNTL_COM 0x01 |
110 | 7d8406be | pbrook | #define LSI_DCNTL_IRQD 0x02 |
111 | 7d8406be | pbrook | #define LSI_DCNTL_STD 0x04 |
112 | 7d8406be | pbrook | #define LSI_DCNTL_IRQM 0x08 |
113 | 7d8406be | pbrook | #define LSI_DCNTL_SSM 0x10 |
114 | 7d8406be | pbrook | #define LSI_DCNTL_PFEN 0x20 |
115 | 7d8406be | pbrook | #define LSI_DCNTL_PFF 0x40 |
116 | 7d8406be | pbrook | #define LSI_DCNTL_CLSE 0x80 |
117 | 7d8406be | pbrook | |
118 | 7d8406be | pbrook | #define LSI_DMODE_MAN 0x01 |
119 | 7d8406be | pbrook | #define LSI_DMODE_BOF 0x02 |
120 | 7d8406be | pbrook | #define LSI_DMODE_ERMP 0x04 |
121 | 7d8406be | pbrook | #define LSI_DMODE_ERL 0x08 |
122 | 7d8406be | pbrook | #define LSI_DMODE_DIOM 0x10 |
123 | 7d8406be | pbrook | #define LSI_DMODE_SIOM 0x20 |
124 | 7d8406be | pbrook | |
125 | 7d8406be | pbrook | #define LSI_CTEST2_DACK 0x01 |
126 | 7d8406be | pbrook | #define LSI_CTEST2_DREQ 0x02 |
127 | 7d8406be | pbrook | #define LSI_CTEST2_TEOP 0x04 |
128 | 7d8406be | pbrook | #define LSI_CTEST2_PCICIE 0x08 |
129 | 7d8406be | pbrook | #define LSI_CTEST2_CM 0x10 |
130 | 7d8406be | pbrook | #define LSI_CTEST2_CIO 0x20 |
131 | 7d8406be | pbrook | #define LSI_CTEST2_SIGP 0x40 |
132 | 7d8406be | pbrook | #define LSI_CTEST2_DDIR 0x80 |
133 | 7d8406be | pbrook | |
134 | 7d8406be | pbrook | #define LSI_CTEST5_BL2 0x04 |
135 | 7d8406be | pbrook | #define LSI_CTEST5_DDIR 0x08 |
136 | 7d8406be | pbrook | #define LSI_CTEST5_MASR 0x10 |
137 | 7d8406be | pbrook | #define LSI_CTEST5_DFSN 0x20 |
138 | 7d8406be | pbrook | #define LSI_CTEST5_BBCK 0x40 |
139 | 7d8406be | pbrook | #define LSI_CTEST5_ADCK 0x80 |
140 | 7d8406be | pbrook | |
141 | 7d8406be | pbrook | #define LSI_CCNTL0_DILS 0x01 |
142 | 7d8406be | pbrook | #define LSI_CCNTL0_DISFC 0x10 |
143 | 7d8406be | pbrook | #define LSI_CCNTL0_ENNDJ 0x20 |
144 | 7d8406be | pbrook | #define LSI_CCNTL0_PMJCTL 0x40 |
145 | 7d8406be | pbrook | #define LSI_CCNTL0_ENPMJ 0x80 |
146 | 7d8406be | pbrook | |
147 | b25cf589 | aliguori | #define LSI_CCNTL1_EN64DBMV 0x01 |
148 | b25cf589 | aliguori | #define LSI_CCNTL1_EN64TIBMV 0x02 |
149 | b25cf589 | aliguori | #define LSI_CCNTL1_64TIMOD 0x04 |
150 | b25cf589 | aliguori | #define LSI_CCNTL1_DDAC 0x08 |
151 | b25cf589 | aliguori | #define LSI_CCNTL1_ZMOD 0x80 |
152 | b25cf589 | aliguori | |
153 | b25cf589 | aliguori | #define LSI_CCNTL1_40BIT (LSI_CCNTL1_EN64TIBMV|LSI_CCNTL1_64TIMOD)
|
154 | b25cf589 | aliguori | |
155 | 7d8406be | pbrook | #define PHASE_DO 0 |
156 | 7d8406be | pbrook | #define PHASE_DI 1 |
157 | 7d8406be | pbrook | #define PHASE_CMD 2 |
158 | 7d8406be | pbrook | #define PHASE_ST 3 |
159 | 7d8406be | pbrook | #define PHASE_MO 6 |
160 | 7d8406be | pbrook | #define PHASE_MI 7 |
161 | 7d8406be | pbrook | #define PHASE_MASK 7 |
162 | 7d8406be | pbrook | |
163 | a917d384 | pbrook | /* Maximum length of MSG IN data. */
|
164 | a917d384 | pbrook | #define LSI_MAX_MSGIN_LEN 8 |
165 | a917d384 | pbrook | |
166 | a917d384 | pbrook | /* Flag set if this is a tagged command. */
|
167 | a917d384 | pbrook | #define LSI_TAG_VALID (1 << 16) |
168 | a917d384 | pbrook | |
169 | a917d384 | pbrook | typedef struct { |
170 | a917d384 | pbrook | uint32_t tag; |
171 | a917d384 | pbrook | uint32_t pending; |
172 | a917d384 | pbrook | int out;
|
173 | a917d384 | pbrook | } lsi_queue; |
174 | 4d611c9a | pbrook | |
175 | 7d8406be | pbrook | typedef struct { |
176 | 7d8406be | pbrook | PCIDevice pci_dev; |
177 | 7d8406be | pbrook | int mmio_io_addr;
|
178 | 7d8406be | pbrook | int ram_io_addr;
|
179 | 7d8406be | pbrook | uint32_t script_ram_base; |
180 | 7d8406be | pbrook | |
181 | 7d8406be | pbrook | int carry; /* ??? Should this be an a visible register somewhere? */ |
182 | 7d8406be | pbrook | int sense;
|
183 | a917d384 | pbrook | /* Action to take at the end of a MSG IN phase.
|
184 | a917d384 | pbrook | 0 = COMMAND, 1 = disconect, 2 = DATA OUT, 3 = DATA IN. */
|
185 | a917d384 | pbrook | int msg_action;
|
186 | a917d384 | pbrook | int msg_len;
|
187 | a917d384 | pbrook | uint8_t msg[LSI_MAX_MSGIN_LEN]; |
188 | 4d611c9a | pbrook | /* 0 if SCRIPTS are running or stopped.
|
189 | 4d611c9a | pbrook | * 1 if a Wait Reselect instruction has been issued.
|
190 | a917d384 | pbrook | * 2 if processing DMA from lsi_execute_script.
|
191 | a917d384 | pbrook | * 3 if a DMA operation is in progress. */
|
192 | 7d8406be | pbrook | int waiting;
|
193 | 7d8406be | pbrook | SCSIDevice *scsi_dev[LSI_MAX_DEVS]; |
194 | 7d8406be | pbrook | SCSIDevice *current_dev; |
195 | 7d8406be | pbrook | int current_lun;
|
196 | a917d384 | pbrook | /* The tag is a combination of the device ID and the SCSI tag. */
|
197 | a917d384 | pbrook | uint32_t current_tag; |
198 | a917d384 | pbrook | uint32_t current_dma_len; |
199 | 8ccc2ace | ths | int command_complete;
|
200 | a917d384 | pbrook | uint8_t *dma_buf; |
201 | a917d384 | pbrook | lsi_queue *queue; |
202 | a917d384 | pbrook | int queue_len;
|
203 | a917d384 | pbrook | int active_commands;
|
204 | 7d8406be | pbrook | |
205 | 7d8406be | pbrook | uint32_t dsa; |
206 | 7d8406be | pbrook | uint32_t temp; |
207 | 7d8406be | pbrook | uint32_t dnad; |
208 | 7d8406be | pbrook | uint32_t dbc; |
209 | 7d8406be | pbrook | uint8_t istat0; |
210 | 7d8406be | pbrook | uint8_t istat1; |
211 | 7d8406be | pbrook | uint8_t dcmd; |
212 | 7d8406be | pbrook | uint8_t dstat; |
213 | 7d8406be | pbrook | uint8_t dien; |
214 | 7d8406be | pbrook | uint8_t sist0; |
215 | 7d8406be | pbrook | uint8_t sist1; |
216 | 7d8406be | pbrook | uint8_t sien0; |
217 | 7d8406be | pbrook | uint8_t sien1; |
218 | 7d8406be | pbrook | uint8_t mbox0; |
219 | 7d8406be | pbrook | uint8_t mbox1; |
220 | 7d8406be | pbrook | uint8_t dfifo; |
221 | 9167a69a | balrog | uint8_t ctest2; |
222 | 7d8406be | pbrook | uint8_t ctest3; |
223 | 7d8406be | pbrook | uint8_t ctest4; |
224 | 7d8406be | pbrook | uint8_t ctest5; |
225 | 7d8406be | pbrook | uint8_t ccntl0; |
226 | 7d8406be | pbrook | uint8_t ccntl1; |
227 | 7d8406be | pbrook | uint32_t dsp; |
228 | 7d8406be | pbrook | uint32_t dsps; |
229 | 7d8406be | pbrook | uint8_t dmode; |
230 | 7d8406be | pbrook | uint8_t dcntl; |
231 | 7d8406be | pbrook | uint8_t scntl0; |
232 | 7d8406be | pbrook | uint8_t scntl1; |
233 | 7d8406be | pbrook | uint8_t scntl2; |
234 | 7d8406be | pbrook | uint8_t scntl3; |
235 | 7d8406be | pbrook | uint8_t sstat0; |
236 | 7d8406be | pbrook | uint8_t sstat1; |
237 | 7d8406be | pbrook | uint8_t scid; |
238 | 7d8406be | pbrook | uint8_t sxfer; |
239 | 7d8406be | pbrook | uint8_t socl; |
240 | 7d8406be | pbrook | uint8_t sdid; |
241 | a917d384 | pbrook | uint8_t ssid; |
242 | 7d8406be | pbrook | uint8_t sfbr; |
243 | 7d8406be | pbrook | uint8_t stest1; |
244 | 7d8406be | pbrook | uint8_t stest2; |
245 | 7d8406be | pbrook | uint8_t stest3; |
246 | a917d384 | pbrook | uint8_t sidl; |
247 | 7d8406be | pbrook | uint8_t stime0; |
248 | 7d8406be | pbrook | uint8_t respid0; |
249 | 7d8406be | pbrook | uint8_t respid1; |
250 | 7d8406be | pbrook | uint32_t mmrs; |
251 | 7d8406be | pbrook | uint32_t mmws; |
252 | 7d8406be | pbrook | uint32_t sfs; |
253 | 7d8406be | pbrook | uint32_t drs; |
254 | 7d8406be | pbrook | uint32_t sbms; |
255 | ab57d967 | aliguori | uint32_t dbms; |
256 | 7d8406be | pbrook | uint32_t dnad64; |
257 | 7d8406be | pbrook | uint32_t pmjad1; |
258 | 7d8406be | pbrook | uint32_t pmjad2; |
259 | 7d8406be | pbrook | uint32_t rbc; |
260 | 7d8406be | pbrook | uint32_t ua; |
261 | 7d8406be | pbrook | uint32_t ia; |
262 | 7d8406be | pbrook | uint32_t sbc; |
263 | 7d8406be | pbrook | uint32_t csbc; |
264 | dcfb9014 | ths | uint32_t scratch[18]; /* SCRATCHA-SCRATCHR */ |
265 | 7d8406be | pbrook | |
266 | 7d8406be | pbrook | /* Script ram is stored as 32-bit words in host byteorder. */
|
267 | 7d8406be | pbrook | uint32_t script_ram[2048];
|
268 | 7d8406be | pbrook | } LSIState; |
269 | 7d8406be | pbrook | |
270 | 7d8406be | pbrook | static void lsi_soft_reset(LSIState *s) |
271 | 7d8406be | pbrook | { |
272 | 7d8406be | pbrook | DPRINTF("Reset\n");
|
273 | 7d8406be | pbrook | s->carry = 0;
|
274 | 7d8406be | pbrook | |
275 | 7d8406be | pbrook | s->waiting = 0;
|
276 | 7d8406be | pbrook | s->dsa = 0;
|
277 | 7d8406be | pbrook | s->dnad = 0;
|
278 | 7d8406be | pbrook | s->dbc = 0;
|
279 | 7d8406be | pbrook | s->temp = 0;
|
280 | 7d8406be | pbrook | memset(s->scratch, 0, sizeof(s->scratch)); |
281 | 7d8406be | pbrook | s->istat0 = 0;
|
282 | 7d8406be | pbrook | s->istat1 = 0;
|
283 | 7d8406be | pbrook | s->dcmd = 0;
|
284 | 7d8406be | pbrook | s->dstat = 0;
|
285 | 7d8406be | pbrook | s->dien = 0;
|
286 | 7d8406be | pbrook | s->sist0 = 0;
|
287 | 7d8406be | pbrook | s->sist1 = 0;
|
288 | 7d8406be | pbrook | s->sien0 = 0;
|
289 | 7d8406be | pbrook | s->sien1 = 0;
|
290 | 7d8406be | pbrook | s->mbox0 = 0;
|
291 | 7d8406be | pbrook | s->mbox1 = 0;
|
292 | 7d8406be | pbrook | s->dfifo = 0;
|
293 | 9167a69a | balrog | s->ctest2 = 0;
|
294 | 7d8406be | pbrook | s->ctest3 = 0;
|
295 | 7d8406be | pbrook | s->ctest4 = 0;
|
296 | 7d8406be | pbrook | s->ctest5 = 0;
|
297 | 7d8406be | pbrook | s->ccntl0 = 0;
|
298 | 7d8406be | pbrook | s->ccntl1 = 0;
|
299 | 7d8406be | pbrook | s->dsp = 0;
|
300 | 7d8406be | pbrook | s->dsps = 0;
|
301 | 7d8406be | pbrook | s->dmode = 0;
|
302 | 7d8406be | pbrook | s->dcntl = 0;
|
303 | 7d8406be | pbrook | s->scntl0 = 0xc0;
|
304 | 7d8406be | pbrook | s->scntl1 = 0;
|
305 | 7d8406be | pbrook | s->scntl2 = 0;
|
306 | 7d8406be | pbrook | s->scntl3 = 0;
|
307 | 7d8406be | pbrook | s->sstat0 = 0;
|
308 | 7d8406be | pbrook | s->sstat1 = 0;
|
309 | 7d8406be | pbrook | s->scid = 7;
|
310 | 7d8406be | pbrook | s->sxfer = 0;
|
311 | 7d8406be | pbrook | s->socl = 0;
|
312 | 7d8406be | pbrook | s->stest1 = 0;
|
313 | 7d8406be | pbrook | s->stest2 = 0;
|
314 | 7d8406be | pbrook | s->stest3 = 0;
|
315 | a917d384 | pbrook | s->sidl = 0;
|
316 | 7d8406be | pbrook | s->stime0 = 0;
|
317 | 7d8406be | pbrook | s->respid0 = 0x80;
|
318 | 7d8406be | pbrook | s->respid1 = 0;
|
319 | 7d8406be | pbrook | s->mmrs = 0;
|
320 | 7d8406be | pbrook | s->mmws = 0;
|
321 | 7d8406be | pbrook | s->sfs = 0;
|
322 | 7d8406be | pbrook | s->drs = 0;
|
323 | 7d8406be | pbrook | s->sbms = 0;
|
324 | ab57d967 | aliguori | s->dbms = 0;
|
325 | 7d8406be | pbrook | s->dnad64 = 0;
|
326 | 7d8406be | pbrook | s->pmjad1 = 0;
|
327 | 7d8406be | pbrook | s->pmjad2 = 0;
|
328 | 7d8406be | pbrook | s->rbc = 0;
|
329 | 7d8406be | pbrook | s->ua = 0;
|
330 | 7d8406be | pbrook | s->ia = 0;
|
331 | 7d8406be | pbrook | s->sbc = 0;
|
332 | 7d8406be | pbrook | s->csbc = 0;
|
333 | 7d8406be | pbrook | } |
334 | 7d8406be | pbrook | |
335 | b25cf589 | aliguori | static int lsi_dma_40bit(LSIState *s) |
336 | b25cf589 | aliguori | { |
337 | b25cf589 | aliguori | if ((s->ccntl1 & LSI_CCNTL1_40BIT) == LSI_CCNTL1_40BIT)
|
338 | b25cf589 | aliguori | return 1; |
339 | b25cf589 | aliguori | return 0; |
340 | b25cf589 | aliguori | } |
341 | b25cf589 | aliguori | |
342 | dd8edf01 | aliguori | static int lsi_dma_ti64bit(LSIState *s) |
343 | dd8edf01 | aliguori | { |
344 | dd8edf01 | aliguori | if ((s->ccntl1 & LSI_CCNTL1_EN64TIBMV) == LSI_CCNTL1_EN64TIBMV)
|
345 | dd8edf01 | aliguori | return 1; |
346 | dd8edf01 | aliguori | return 0; |
347 | dd8edf01 | aliguori | } |
348 | dd8edf01 | aliguori | |
349 | dd8edf01 | aliguori | static int lsi_dma_64bit(LSIState *s) |
350 | dd8edf01 | aliguori | { |
351 | dd8edf01 | aliguori | if ((s->ccntl1 & LSI_CCNTL1_EN64DBMV) == LSI_CCNTL1_EN64DBMV)
|
352 | dd8edf01 | aliguori | return 1; |
353 | dd8edf01 | aliguori | return 0; |
354 | dd8edf01 | aliguori | } |
355 | dd8edf01 | aliguori | |
356 | 7d8406be | pbrook | static uint8_t lsi_reg_readb(LSIState *s, int offset); |
357 | 7d8406be | pbrook | static void lsi_reg_writeb(LSIState *s, int offset, uint8_t val); |
358 | 4d611c9a | pbrook | static void lsi_execute_script(LSIState *s); |
359 | 7d8406be | pbrook | |
360 | 7d8406be | pbrook | static inline uint32_t read_dword(LSIState *s, uint32_t addr) |
361 | 7d8406be | pbrook | { |
362 | 7d8406be | pbrook | uint32_t buf; |
363 | 7d8406be | pbrook | |
364 | 7d8406be | pbrook | /* Optimize reading from SCRIPTS RAM. */
|
365 | 7d8406be | pbrook | if ((addr & 0xffffe000) == s->script_ram_base) { |
366 | 7d8406be | pbrook | return s->script_ram[(addr & 0x1fff) >> 2]; |
367 | 7d8406be | pbrook | } |
368 | 7d8406be | pbrook | cpu_physical_memory_read(addr, (uint8_t *)&buf, 4);
|
369 | 7d8406be | pbrook | return cpu_to_le32(buf);
|
370 | 7d8406be | pbrook | } |
371 | 7d8406be | pbrook | |
372 | 7d8406be | pbrook | static void lsi_stop_script(LSIState *s) |
373 | 7d8406be | pbrook | { |
374 | 7d8406be | pbrook | s->istat1 &= ~LSI_ISTAT1_SRUN; |
375 | 7d8406be | pbrook | } |
376 | 7d8406be | pbrook | |
377 | 7d8406be | pbrook | static void lsi_update_irq(LSIState *s) |
378 | 7d8406be | pbrook | { |
379 | 7d8406be | pbrook | int level;
|
380 | 7d8406be | pbrook | static int last_level; |
381 | 7d8406be | pbrook | |
382 | 7d8406be | pbrook | /* It's unclear whether the DIP/SIP bits should be cleared when the
|
383 | 7d8406be | pbrook | Interrupt Status Registers are cleared or when istat0 is read.
|
384 | 7d8406be | pbrook | We currently do the formwer, which seems to work. */
|
385 | 7d8406be | pbrook | level = 0;
|
386 | 7d8406be | pbrook | if (s->dstat) {
|
387 | 7d8406be | pbrook | if (s->dstat & s->dien)
|
388 | 7d8406be | pbrook | level = 1;
|
389 | 7d8406be | pbrook | s->istat0 |= LSI_ISTAT0_DIP; |
390 | 7d8406be | pbrook | } else {
|
391 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_DIP; |
392 | 7d8406be | pbrook | } |
393 | 7d8406be | pbrook | |
394 | 7d8406be | pbrook | if (s->sist0 || s->sist1) {
|
395 | 7d8406be | pbrook | if ((s->sist0 & s->sien0) || (s->sist1 & s->sien1))
|
396 | 7d8406be | pbrook | level = 1;
|
397 | 7d8406be | pbrook | s->istat0 |= LSI_ISTAT0_SIP; |
398 | 7d8406be | pbrook | } else {
|
399 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_SIP; |
400 | 7d8406be | pbrook | } |
401 | 7d8406be | pbrook | if (s->istat0 & LSI_ISTAT0_INTF)
|
402 | 7d8406be | pbrook | level = 1;
|
403 | 7d8406be | pbrook | |
404 | 7d8406be | pbrook | if (level != last_level) {
|
405 | 7d8406be | pbrook | DPRINTF("Update IRQ level %d dstat %02x sist %02x%02x\n",
|
406 | 7d8406be | pbrook | level, s->dstat, s->sist1, s->sist0); |
407 | 7d8406be | pbrook | last_level = level; |
408 | 7d8406be | pbrook | } |
409 | d537cf6c | pbrook | qemu_set_irq(s->pci_dev.irq[0], level);
|
410 | 7d8406be | pbrook | } |
411 | 7d8406be | pbrook | |
412 | 7d8406be | pbrook | /* Stop SCRIPTS execution and raise a SCSI interrupt. */
|
413 | 7d8406be | pbrook | static void lsi_script_scsi_interrupt(LSIState *s, int stat0, int stat1) |
414 | 7d8406be | pbrook | { |
415 | 7d8406be | pbrook | uint32_t mask0; |
416 | 7d8406be | pbrook | uint32_t mask1; |
417 | 7d8406be | pbrook | |
418 | 7d8406be | pbrook | DPRINTF("SCSI Interrupt 0x%02x%02x prev 0x%02x%02x\n",
|
419 | 7d8406be | pbrook | stat1, stat0, s->sist1, s->sist0); |
420 | 7d8406be | pbrook | s->sist0 |= stat0; |
421 | 7d8406be | pbrook | s->sist1 |= stat1; |
422 | 7d8406be | pbrook | /* Stop processor on fatal or unmasked interrupt. As a special hack
|
423 | 7d8406be | pbrook | we don't stop processing when raising STO. Instead continue
|
424 | 7d8406be | pbrook | execution and stop at the next insn that accesses the SCSI bus. */
|
425 | 7d8406be | pbrook | mask0 = s->sien0 | ~(LSI_SIST0_CMP | LSI_SIST0_SEL | LSI_SIST0_RSL); |
426 | 7d8406be | pbrook | mask1 = s->sien1 | ~(LSI_SIST1_GEN | LSI_SIST1_HTH); |
427 | 7d8406be | pbrook | mask1 &= ~LSI_SIST1_STO; |
428 | 7d8406be | pbrook | if (s->sist0 & mask0 || s->sist1 & mask1) {
|
429 | 7d8406be | pbrook | lsi_stop_script(s); |
430 | 7d8406be | pbrook | } |
431 | 7d8406be | pbrook | lsi_update_irq(s); |
432 | 7d8406be | pbrook | } |
433 | 7d8406be | pbrook | |
434 | 7d8406be | pbrook | /* Stop SCRIPTS execution and raise a DMA interrupt. */
|
435 | 7d8406be | pbrook | static void lsi_script_dma_interrupt(LSIState *s, int stat) |
436 | 7d8406be | pbrook | { |
437 | 7d8406be | pbrook | DPRINTF("DMA Interrupt 0x%x prev 0x%x\n", stat, s->dstat);
|
438 | 7d8406be | pbrook | s->dstat |= stat; |
439 | 7d8406be | pbrook | lsi_update_irq(s); |
440 | 7d8406be | pbrook | lsi_stop_script(s); |
441 | 7d8406be | pbrook | } |
442 | 7d8406be | pbrook | |
443 | 7d8406be | pbrook | static inline void lsi_set_phase(LSIState *s, int phase) |
444 | 7d8406be | pbrook | { |
445 | 7d8406be | pbrook | s->sstat1 = (s->sstat1 & ~PHASE_MASK) | phase; |
446 | 7d8406be | pbrook | } |
447 | 7d8406be | pbrook | |
448 | 7d8406be | pbrook | static void lsi_bad_phase(LSIState *s, int out, int new_phase) |
449 | 7d8406be | pbrook | { |
450 | 7d8406be | pbrook | /* Trigger a phase mismatch. */
|
451 | 7d8406be | pbrook | if (s->ccntl0 & LSI_CCNTL0_ENPMJ) {
|
452 | 7d8406be | pbrook | if ((s->ccntl0 & LSI_CCNTL0_PMJCTL) || out) {
|
453 | 7d8406be | pbrook | s->dsp = s->pmjad1; |
454 | 7d8406be | pbrook | } else {
|
455 | 7d8406be | pbrook | s->dsp = s->pmjad2; |
456 | 7d8406be | pbrook | } |
457 | 7d8406be | pbrook | DPRINTF("Data phase mismatch jump to %08x\n", s->dsp);
|
458 | 7d8406be | pbrook | } else {
|
459 | 7d8406be | pbrook | DPRINTF("Phase mismatch interrupt\n");
|
460 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_MA, 0);
|
461 | 7d8406be | pbrook | lsi_stop_script(s); |
462 | 7d8406be | pbrook | } |
463 | 7d8406be | pbrook | lsi_set_phase(s, new_phase); |
464 | 7d8406be | pbrook | } |
465 | 7d8406be | pbrook | |
466 | a917d384 | pbrook | |
467 | a917d384 | pbrook | /* Resume SCRIPTS execution after a DMA operation. */
|
468 | a917d384 | pbrook | static void lsi_resume_script(LSIState *s) |
469 | a917d384 | pbrook | { |
470 | a917d384 | pbrook | if (s->waiting != 2) { |
471 | a917d384 | pbrook | s->waiting = 0;
|
472 | a917d384 | pbrook | lsi_execute_script(s); |
473 | a917d384 | pbrook | } else {
|
474 | a917d384 | pbrook | s->waiting = 0;
|
475 | a917d384 | pbrook | } |
476 | a917d384 | pbrook | } |
477 | a917d384 | pbrook | |
478 | 4d611c9a | pbrook | /* Initiate a SCSI layer data transfer. */
|
479 | 7d8406be | pbrook | static void lsi_do_dma(LSIState *s, int out) |
480 | 7d8406be | pbrook | { |
481 | 7d8406be | pbrook | uint32_t count; |
482 | b25cf589 | aliguori | target_phys_addr_t addr; |
483 | 7d8406be | pbrook | |
484 | a917d384 | pbrook | if (!s->current_dma_len) {
|
485 | a917d384 | pbrook | /* Wait until data is available. */
|
486 | a917d384 | pbrook | DPRINTF("DMA no data available\n");
|
487 | a917d384 | pbrook | return;
|
488 | 7d8406be | pbrook | } |
489 | 7d8406be | pbrook | |
490 | a917d384 | pbrook | count = s->dbc; |
491 | a917d384 | pbrook | if (count > s->current_dma_len)
|
492 | a917d384 | pbrook | count = s->current_dma_len; |
493 | a917d384 | pbrook | |
494 | a917d384 | pbrook | addr = s->dnad; |
495 | dd8edf01 | aliguori | /* both 40 and Table Indirect 64-bit DMAs store upper bits in dnad64 */
|
496 | dd8edf01 | aliguori | if (lsi_dma_40bit(s) || lsi_dma_ti64bit(s))
|
497 | b25cf589 | aliguori | addr |= ((uint64_t)s->dnad64 << 32);
|
498 | dd8edf01 | aliguori | else if (s->dbms) |
499 | dd8edf01 | aliguori | addr |= ((uint64_t)s->dbms << 32);
|
500 | b25cf589 | aliguori | else if (s->sbms) |
501 | b25cf589 | aliguori | addr |= ((uint64_t)s->sbms << 32);
|
502 | b25cf589 | aliguori | |
503 | 3adae656 | aliguori | DPRINTF("DMA addr=0x" TARGET_FMT_plx " len=%d\n", addr, count); |
504 | 7d8406be | pbrook | s->csbc += count; |
505 | a917d384 | pbrook | s->dnad += count; |
506 | a917d384 | pbrook | s->dbc -= count; |
507 | a917d384 | pbrook | |
508 | a917d384 | pbrook | if (s->dma_buf == NULL) { |
509 | 8ccc2ace | ths | s->dma_buf = s->current_dev->get_buf(s->current_dev, |
510 | 8ccc2ace | ths | s->current_tag); |
511 | a917d384 | pbrook | } |
512 | 7d8406be | pbrook | |
513 | 7d8406be | pbrook | /* ??? Set SFBR to first data byte. */
|
514 | a917d384 | pbrook | if (out) {
|
515 | a917d384 | pbrook | cpu_physical_memory_read(addr, s->dma_buf, count); |
516 | a917d384 | pbrook | } else {
|
517 | a917d384 | pbrook | cpu_physical_memory_write(addr, s->dma_buf, count); |
518 | a917d384 | pbrook | } |
519 | a917d384 | pbrook | s->current_dma_len -= count; |
520 | a917d384 | pbrook | if (s->current_dma_len == 0) { |
521 | a917d384 | pbrook | s->dma_buf = NULL;
|
522 | a917d384 | pbrook | if (out) {
|
523 | a917d384 | pbrook | /* Write the data. */
|
524 | 8ccc2ace | ths | s->current_dev->write_data(s->current_dev, s->current_tag); |
525 | a917d384 | pbrook | } else {
|
526 | a917d384 | pbrook | /* Request any remaining data. */
|
527 | 8ccc2ace | ths | s->current_dev->read_data(s->current_dev, s->current_tag); |
528 | a917d384 | pbrook | } |
529 | a917d384 | pbrook | } else {
|
530 | a917d384 | pbrook | s->dma_buf += count; |
531 | a917d384 | pbrook | lsi_resume_script(s); |
532 | a917d384 | pbrook | } |
533 | a917d384 | pbrook | } |
534 | a917d384 | pbrook | |
535 | a917d384 | pbrook | |
536 | a917d384 | pbrook | /* Add a command to the queue. */
|
537 | a917d384 | pbrook | static void lsi_queue_command(LSIState *s) |
538 | a917d384 | pbrook | { |
539 | a917d384 | pbrook | lsi_queue *p; |
540 | a917d384 | pbrook | |
541 | a917d384 | pbrook | DPRINTF("Queueing tag=0x%x\n", s->current_tag);
|
542 | a917d384 | pbrook | if (s->queue_len == s->active_commands) {
|
543 | a917d384 | pbrook | s->queue_len++; |
544 | 2137b4cc | ths | s->queue = qemu_realloc(s->queue, s->queue_len * sizeof(lsi_queue));
|
545 | a917d384 | pbrook | } |
546 | a917d384 | pbrook | p = &s->queue[s->active_commands++]; |
547 | a917d384 | pbrook | p->tag = s->current_tag; |
548 | a917d384 | pbrook | p->pending = 0;
|
549 | a917d384 | pbrook | p->out = (s->sstat1 & PHASE_MASK) == PHASE_DO; |
550 | a917d384 | pbrook | } |
551 | a917d384 | pbrook | |
552 | a917d384 | pbrook | /* Queue a byte for a MSG IN phase. */
|
553 | a917d384 | pbrook | static void lsi_add_msg_byte(LSIState *s, uint8_t data) |
554 | a917d384 | pbrook | { |
555 | a917d384 | pbrook | if (s->msg_len >= LSI_MAX_MSGIN_LEN) {
|
556 | a917d384 | pbrook | BADF("MSG IN data too long\n");
|
557 | 4d611c9a | pbrook | } else {
|
558 | a917d384 | pbrook | DPRINTF("MSG IN 0x%02x\n", data);
|
559 | a917d384 | pbrook | s->msg[s->msg_len++] = data; |
560 | 7d8406be | pbrook | } |
561 | a917d384 | pbrook | } |
562 | a917d384 | pbrook | |
563 | a917d384 | pbrook | /* Perform reselection to continue a command. */
|
564 | a917d384 | pbrook | static void lsi_reselect(LSIState *s, uint32_t tag) |
565 | a917d384 | pbrook | { |
566 | a917d384 | pbrook | lsi_queue *p; |
567 | a917d384 | pbrook | int n;
|
568 | a917d384 | pbrook | int id;
|
569 | a917d384 | pbrook | |
570 | a917d384 | pbrook | p = NULL;
|
571 | a917d384 | pbrook | for (n = 0; n < s->active_commands; n++) { |
572 | a917d384 | pbrook | p = &s->queue[n]; |
573 | a917d384 | pbrook | if (p->tag == tag)
|
574 | a917d384 | pbrook | break;
|
575 | a917d384 | pbrook | } |
576 | a917d384 | pbrook | if (n == s->active_commands) {
|
577 | a917d384 | pbrook | BADF("Reselected non-existant command tag=0x%x\n", tag);
|
578 | a917d384 | pbrook | return;
|
579 | a917d384 | pbrook | } |
580 | a917d384 | pbrook | id = (tag >> 8) & 0xf; |
581 | a917d384 | pbrook | s->ssid = id | 0x80;
|
582 | a917d384 | pbrook | DPRINTF("Reselected target %d\n", id);
|
583 | a917d384 | pbrook | s->current_dev = s->scsi_dev[id]; |
584 | a917d384 | pbrook | s->current_tag = tag; |
585 | a917d384 | pbrook | s->scntl1 |= LSI_SCNTL1_CON; |
586 | a917d384 | pbrook | lsi_set_phase(s, PHASE_MI); |
587 | a917d384 | pbrook | s->msg_action = p->out ? 2 : 3; |
588 | a917d384 | pbrook | s->current_dma_len = p->pending; |
589 | a917d384 | pbrook | s->dma_buf = NULL;
|
590 | a917d384 | pbrook | lsi_add_msg_byte(s, 0x80);
|
591 | a917d384 | pbrook | if (s->current_tag & LSI_TAG_VALID) {
|
592 | a917d384 | pbrook | lsi_add_msg_byte(s, 0x20);
|
593 | a917d384 | pbrook | lsi_add_msg_byte(s, tag & 0xff);
|
594 | a917d384 | pbrook | } |
595 | a917d384 | pbrook | |
596 | a917d384 | pbrook | s->active_commands--; |
597 | a917d384 | pbrook | if (n != s->active_commands) {
|
598 | a917d384 | pbrook | s->queue[n] = s->queue[s->active_commands]; |
599 | a917d384 | pbrook | } |
600 | a917d384 | pbrook | } |
601 | a917d384 | pbrook | |
602 | a917d384 | pbrook | /* Record that data is available for a queued command. Returns zero if
|
603 | a917d384 | pbrook | the device was reselected, nonzero if the IO is deferred. */
|
604 | a917d384 | pbrook | static int lsi_queue_tag(LSIState *s, uint32_t tag, uint32_t arg) |
605 | a917d384 | pbrook | { |
606 | a917d384 | pbrook | lsi_queue *p; |
607 | a917d384 | pbrook | int i;
|
608 | a917d384 | pbrook | for (i = 0; i < s->active_commands; i++) { |
609 | a917d384 | pbrook | p = &s->queue[i]; |
610 | a917d384 | pbrook | if (p->tag == tag) {
|
611 | a917d384 | pbrook | if (p->pending) {
|
612 | a917d384 | pbrook | BADF("Multiple IO pending for tag %d\n", tag);
|
613 | a917d384 | pbrook | } |
614 | a917d384 | pbrook | p->pending = arg; |
615 | a917d384 | pbrook | if (s->waiting == 1) { |
616 | a917d384 | pbrook | /* Reselect device. */
|
617 | a917d384 | pbrook | lsi_reselect(s, tag); |
618 | a917d384 | pbrook | return 0; |
619 | a917d384 | pbrook | } else {
|
620 | a917d384 | pbrook | DPRINTF("Queueing IO tag=0x%x\n", tag);
|
621 | a917d384 | pbrook | p->pending = arg; |
622 | a917d384 | pbrook | return 1; |
623 | a917d384 | pbrook | } |
624 | a917d384 | pbrook | } |
625 | a917d384 | pbrook | } |
626 | a917d384 | pbrook | BADF("IO with unknown tag %d\n", tag);
|
627 | a917d384 | pbrook | return 1; |
628 | 7d8406be | pbrook | } |
629 | 7d8406be | pbrook | |
630 | 4d611c9a | pbrook | /* Callback to indicate that the SCSI layer has completed a transfer. */
|
631 | a917d384 | pbrook | static void lsi_command_complete(void *opaque, int reason, uint32_t tag, |
632 | a917d384 | pbrook | uint32_t arg) |
633 | 4d611c9a | pbrook | { |
634 | 4d611c9a | pbrook | LSIState *s = (LSIState *)opaque; |
635 | 4d611c9a | pbrook | int out;
|
636 | 4d611c9a | pbrook | |
637 | a917d384 | pbrook | out = (s->sstat1 & PHASE_MASK) == PHASE_DO; |
638 | 4d611c9a | pbrook | if (reason == SCSI_REASON_DONE) {
|
639 | a917d384 | pbrook | DPRINTF("Command complete sense=%d\n", (int)arg); |
640 | a917d384 | pbrook | s->sense = arg; |
641 | 8ccc2ace | ths | s->command_complete = 2;
|
642 | a917d384 | pbrook | if (s->waiting && s->dbc != 0) { |
643 | a917d384 | pbrook | /* Raise phase mismatch for short transfers. */
|
644 | a917d384 | pbrook | lsi_bad_phase(s, out, PHASE_ST); |
645 | a917d384 | pbrook | } else {
|
646 | a917d384 | pbrook | lsi_set_phase(s, PHASE_ST); |
647 | a917d384 | pbrook | } |
648 | a917d384 | pbrook | lsi_resume_script(s); |
649 | a917d384 | pbrook | return;
|
650 | 4d611c9a | pbrook | } |
651 | 4d611c9a | pbrook | |
652 | a917d384 | pbrook | if (s->waiting == 1 || tag != s->current_tag) { |
653 | a917d384 | pbrook | if (lsi_queue_tag(s, tag, arg))
|
654 | a917d384 | pbrook | return;
|
655 | a917d384 | pbrook | } |
656 | a917d384 | pbrook | DPRINTF("Data ready tag=0x%x len=%d\n", tag, arg);
|
657 | a917d384 | pbrook | s->current_dma_len = arg; |
658 | 8ccc2ace | ths | s->command_complete = 1;
|
659 | a917d384 | pbrook | if (!s->waiting)
|
660 | a917d384 | pbrook | return;
|
661 | a917d384 | pbrook | if (s->waiting == 1 || s->dbc == 0) { |
662 | a917d384 | pbrook | lsi_resume_script(s); |
663 | a917d384 | pbrook | } else {
|
664 | 4d611c9a | pbrook | lsi_do_dma(s, out); |
665 | 4d611c9a | pbrook | } |
666 | 4d611c9a | pbrook | } |
667 | 7d8406be | pbrook | |
668 | 7d8406be | pbrook | static void lsi_do_command(LSIState *s) |
669 | 7d8406be | pbrook | { |
670 | 7d8406be | pbrook | uint8_t buf[16];
|
671 | 7d8406be | pbrook | int n;
|
672 | 7d8406be | pbrook | |
673 | 7d8406be | pbrook | DPRINTF("Send command len=%d\n", s->dbc);
|
674 | 7d8406be | pbrook | if (s->dbc > 16) |
675 | 7d8406be | pbrook | s->dbc = 16;
|
676 | 7d8406be | pbrook | cpu_physical_memory_read(s->dnad, buf, s->dbc); |
677 | 7d8406be | pbrook | s->sfbr = buf[0];
|
678 | 8ccc2ace | ths | s->command_complete = 0;
|
679 | 8ccc2ace | ths | n = s->current_dev->send_command(s->current_dev, s->current_tag, buf, |
680 | 8ccc2ace | ths | s->current_lun); |
681 | 7d8406be | pbrook | if (n > 0) { |
682 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_DI); |
683 | 8ccc2ace | ths | s->current_dev->read_data(s->current_dev, s->current_tag); |
684 | 7d8406be | pbrook | } else if (n < 0) { |
685 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_DO); |
686 | 8ccc2ace | ths | s->current_dev->write_data(s->current_dev, s->current_tag); |
687 | a917d384 | pbrook | } |
688 | 8ccc2ace | ths | |
689 | 8ccc2ace | ths | if (!s->command_complete) {
|
690 | 8ccc2ace | ths | if (n) {
|
691 | 8ccc2ace | ths | /* Command did not complete immediately so disconnect. */
|
692 | 8ccc2ace | ths | lsi_add_msg_byte(s, 2); /* SAVE DATA POINTER */ |
693 | 8ccc2ace | ths | lsi_add_msg_byte(s, 4); /* DISCONNECT */ |
694 | 8ccc2ace | ths | /* wait data */
|
695 | 8ccc2ace | ths | lsi_set_phase(s, PHASE_MI); |
696 | 8ccc2ace | ths | s->msg_action = 1;
|
697 | 8ccc2ace | ths | lsi_queue_command(s); |
698 | 8ccc2ace | ths | } else {
|
699 | 8ccc2ace | ths | /* wait command complete */
|
700 | 8ccc2ace | ths | lsi_set_phase(s, PHASE_DI); |
701 | 8ccc2ace | ths | } |
702 | 7d8406be | pbrook | } |
703 | 7d8406be | pbrook | } |
704 | 7d8406be | pbrook | |
705 | 7d8406be | pbrook | static void lsi_do_status(LSIState *s) |
706 | 7d8406be | pbrook | { |
707 | a917d384 | pbrook | uint8_t sense; |
708 | 7d8406be | pbrook | DPRINTF("Get status len=%d sense=%d\n", s->dbc, s->sense);
|
709 | 7d8406be | pbrook | if (s->dbc != 1) |
710 | 7d8406be | pbrook | BADF("Bad Status move\n");
|
711 | 7d8406be | pbrook | s->dbc = 1;
|
712 | a917d384 | pbrook | sense = s->sense; |
713 | a917d384 | pbrook | s->sfbr = sense; |
714 | a917d384 | pbrook | cpu_physical_memory_write(s->dnad, &sense, 1);
|
715 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_MI); |
716 | a917d384 | pbrook | s->msg_action = 1;
|
717 | a917d384 | pbrook | lsi_add_msg_byte(s, 0); /* COMMAND COMPLETE */ |
718 | 7d8406be | pbrook | } |
719 | 7d8406be | pbrook | |
720 | 7d8406be | pbrook | static void lsi_disconnect(LSIState *s) |
721 | 7d8406be | pbrook | { |
722 | 7d8406be | pbrook | s->scntl1 &= ~LSI_SCNTL1_CON; |
723 | 7d8406be | pbrook | s->sstat1 &= ~PHASE_MASK; |
724 | 7d8406be | pbrook | } |
725 | 7d8406be | pbrook | |
726 | 7d8406be | pbrook | static void lsi_do_msgin(LSIState *s) |
727 | 7d8406be | pbrook | { |
728 | a917d384 | pbrook | int len;
|
729 | a917d384 | pbrook | DPRINTF("Message in len=%d/%d\n", s->dbc, s->msg_len);
|
730 | a917d384 | pbrook | s->sfbr = s->msg[0];
|
731 | a917d384 | pbrook | len = s->msg_len; |
732 | a917d384 | pbrook | if (len > s->dbc)
|
733 | a917d384 | pbrook | len = s->dbc; |
734 | a917d384 | pbrook | cpu_physical_memory_write(s->dnad, s->msg, len); |
735 | a917d384 | pbrook | /* Linux drivers rely on the last byte being in the SIDL. */
|
736 | a917d384 | pbrook | s->sidl = s->msg[len - 1];
|
737 | a917d384 | pbrook | s->msg_len -= len; |
738 | a917d384 | pbrook | if (s->msg_len) {
|
739 | a917d384 | pbrook | memmove(s->msg, s->msg + len, s->msg_len); |
740 | 7d8406be | pbrook | } else {
|
741 | 7d8406be | pbrook | /* ??? Check if ATN (not yet implemented) is asserted and maybe
|
742 | 7d8406be | pbrook | switch to PHASE_MO. */
|
743 | a917d384 | pbrook | switch (s->msg_action) {
|
744 | a917d384 | pbrook | case 0: |
745 | a917d384 | pbrook | lsi_set_phase(s, PHASE_CMD); |
746 | a917d384 | pbrook | break;
|
747 | a917d384 | pbrook | case 1: |
748 | a917d384 | pbrook | lsi_disconnect(s); |
749 | a917d384 | pbrook | break;
|
750 | a917d384 | pbrook | case 2: |
751 | a917d384 | pbrook | lsi_set_phase(s, PHASE_DO); |
752 | a917d384 | pbrook | break;
|
753 | a917d384 | pbrook | case 3: |
754 | a917d384 | pbrook | lsi_set_phase(s, PHASE_DI); |
755 | a917d384 | pbrook | break;
|
756 | a917d384 | pbrook | default:
|
757 | a917d384 | pbrook | abort(); |
758 | a917d384 | pbrook | } |
759 | 7d8406be | pbrook | } |
760 | 7d8406be | pbrook | } |
761 | 7d8406be | pbrook | |
762 | a917d384 | pbrook | /* Read the next byte during a MSGOUT phase. */
|
763 | a917d384 | pbrook | static uint8_t lsi_get_msgbyte(LSIState *s)
|
764 | a917d384 | pbrook | { |
765 | a917d384 | pbrook | uint8_t data; |
766 | a917d384 | pbrook | cpu_physical_memory_read(s->dnad, &data, 1);
|
767 | a917d384 | pbrook | s->dnad++; |
768 | a917d384 | pbrook | s->dbc--; |
769 | a917d384 | pbrook | return data;
|
770 | a917d384 | pbrook | } |
771 | a917d384 | pbrook | |
772 | 7d8406be | pbrook | static void lsi_do_msgout(LSIState *s) |
773 | 7d8406be | pbrook | { |
774 | 7d8406be | pbrook | uint8_t msg; |
775 | a917d384 | pbrook | int len;
|
776 | 7d8406be | pbrook | |
777 | 7d8406be | pbrook | DPRINTF("MSG out len=%d\n", s->dbc);
|
778 | a917d384 | pbrook | while (s->dbc) {
|
779 | a917d384 | pbrook | msg = lsi_get_msgbyte(s); |
780 | a917d384 | pbrook | s->sfbr = msg; |
781 | a917d384 | pbrook | |
782 | a917d384 | pbrook | switch (msg) {
|
783 | a917d384 | pbrook | case 0x00: |
784 | a917d384 | pbrook | DPRINTF("MSG: Disconnect\n");
|
785 | a917d384 | pbrook | lsi_disconnect(s); |
786 | a917d384 | pbrook | break;
|
787 | a917d384 | pbrook | case 0x08: |
788 | a917d384 | pbrook | DPRINTF("MSG: No Operation\n");
|
789 | a917d384 | pbrook | lsi_set_phase(s, PHASE_CMD); |
790 | a917d384 | pbrook | break;
|
791 | a917d384 | pbrook | case 0x01: |
792 | a917d384 | pbrook | len = lsi_get_msgbyte(s); |
793 | a917d384 | pbrook | msg = lsi_get_msgbyte(s); |
794 | a917d384 | pbrook | DPRINTF("Extended message 0x%x (len %d)\n", msg, len);
|
795 | a917d384 | pbrook | switch (msg) {
|
796 | a917d384 | pbrook | case 1: |
797 | a917d384 | pbrook | DPRINTF("SDTR (ignored)\n");
|
798 | a917d384 | pbrook | s->dbc -= 2;
|
799 | a917d384 | pbrook | break;
|
800 | a917d384 | pbrook | case 3: |
801 | a917d384 | pbrook | DPRINTF("WDTR (ignored)\n");
|
802 | a917d384 | pbrook | s->dbc -= 1;
|
803 | a917d384 | pbrook | break;
|
804 | a917d384 | pbrook | default:
|
805 | a917d384 | pbrook | goto bad;
|
806 | a917d384 | pbrook | } |
807 | a917d384 | pbrook | break;
|
808 | a917d384 | pbrook | case 0x20: /* SIMPLE queue */ |
809 | a917d384 | pbrook | s->current_tag |= lsi_get_msgbyte(s) | LSI_TAG_VALID; |
810 | a917d384 | pbrook | DPRINTF("SIMPLE queue tag=0x%x\n", s->current_tag & 0xff); |
811 | a917d384 | pbrook | break;
|
812 | a917d384 | pbrook | case 0x21: /* HEAD of queue */ |
813 | a917d384 | pbrook | BADF("HEAD queue not implemented\n");
|
814 | a917d384 | pbrook | s->current_tag |= lsi_get_msgbyte(s) | LSI_TAG_VALID; |
815 | a917d384 | pbrook | break;
|
816 | a917d384 | pbrook | case 0x22: /* ORDERED queue */ |
817 | a917d384 | pbrook | BADF("ORDERED queue not implemented\n");
|
818 | a917d384 | pbrook | s->current_tag |= lsi_get_msgbyte(s) | LSI_TAG_VALID; |
819 | a917d384 | pbrook | break;
|
820 | a917d384 | pbrook | default:
|
821 | a917d384 | pbrook | if ((msg & 0x80) == 0) { |
822 | a917d384 | pbrook | goto bad;
|
823 | a917d384 | pbrook | } |
824 | a917d384 | pbrook | s->current_lun = msg & 7;
|
825 | a917d384 | pbrook | DPRINTF("Select LUN %d\n", s->current_lun);
|
826 | a917d384 | pbrook | lsi_set_phase(s, PHASE_CMD); |
827 | a917d384 | pbrook | break;
|
828 | a917d384 | pbrook | } |
829 | 7d8406be | pbrook | } |
830 | a917d384 | pbrook | return;
|
831 | a917d384 | pbrook | bad:
|
832 | a917d384 | pbrook | BADF("Unimplemented message 0x%02x\n", msg);
|
833 | a917d384 | pbrook | lsi_set_phase(s, PHASE_MI); |
834 | a917d384 | pbrook | lsi_add_msg_byte(s, 7); /* MESSAGE REJECT */ |
835 | a917d384 | pbrook | s->msg_action = 0;
|
836 | 7d8406be | pbrook | } |
837 | 7d8406be | pbrook | |
838 | 7d8406be | pbrook | /* Sign extend a 24-bit value. */
|
839 | 7d8406be | pbrook | static inline int32_t sxt24(int32_t n) |
840 | 7d8406be | pbrook | { |
841 | 7d8406be | pbrook | return (n << 8) >> 8; |
842 | 7d8406be | pbrook | } |
843 | 7d8406be | pbrook | |
844 | 7d8406be | pbrook | static void lsi_memcpy(LSIState *s, uint32_t dest, uint32_t src, int count) |
845 | 7d8406be | pbrook | { |
846 | 7d8406be | pbrook | int n;
|
847 | 7d8406be | pbrook | uint8_t buf[TARGET_PAGE_SIZE]; |
848 | 7d8406be | pbrook | |
849 | 7d8406be | pbrook | DPRINTF("memcpy dest 0x%08x src 0x%08x count %d\n", dest, src, count);
|
850 | 7d8406be | pbrook | while (count) {
|
851 | 7d8406be | pbrook | n = (count > TARGET_PAGE_SIZE) ? TARGET_PAGE_SIZE : count; |
852 | 7d8406be | pbrook | cpu_physical_memory_read(src, buf, n); |
853 | 7d8406be | pbrook | cpu_physical_memory_write(dest, buf, n); |
854 | 7d8406be | pbrook | src += n; |
855 | 7d8406be | pbrook | dest += n; |
856 | 7d8406be | pbrook | count -= n; |
857 | 7d8406be | pbrook | } |
858 | 7d8406be | pbrook | } |
859 | 7d8406be | pbrook | |
860 | a917d384 | pbrook | static void lsi_wait_reselect(LSIState *s) |
861 | a917d384 | pbrook | { |
862 | a917d384 | pbrook | int i;
|
863 | a917d384 | pbrook | DPRINTF("Wait Reselect\n");
|
864 | a917d384 | pbrook | if (s->current_dma_len)
|
865 | a917d384 | pbrook | BADF("Reselect with pending DMA\n");
|
866 | a917d384 | pbrook | for (i = 0; i < s->active_commands; i++) { |
867 | a917d384 | pbrook | if (s->queue[i].pending) {
|
868 | a917d384 | pbrook | lsi_reselect(s, s->queue[i].tag); |
869 | a917d384 | pbrook | break;
|
870 | a917d384 | pbrook | } |
871 | a917d384 | pbrook | } |
872 | a917d384 | pbrook | if (s->current_dma_len == 0) { |
873 | a917d384 | pbrook | s->waiting = 1;
|
874 | a917d384 | pbrook | } |
875 | a917d384 | pbrook | } |
876 | a917d384 | pbrook | |
877 | 7d8406be | pbrook | static void lsi_execute_script(LSIState *s) |
878 | 7d8406be | pbrook | { |
879 | 7d8406be | pbrook | uint32_t insn; |
880 | b25cf589 | aliguori | uint32_t addr, addr_high; |
881 | 7d8406be | pbrook | int opcode;
|
882 | ee4d919f | aliguori | int insn_processed = 0; |
883 | 7d8406be | pbrook | |
884 | 7d8406be | pbrook | s->istat1 |= LSI_ISTAT1_SRUN; |
885 | 7d8406be | pbrook | again:
|
886 | ee4d919f | aliguori | insn_processed++; |
887 | 7d8406be | pbrook | insn = read_dword(s, s->dsp); |
888 | 02b373ad | balrog | if (!insn) {
|
889 | 02b373ad | balrog | /* If we receive an empty opcode increment the DSP by 4 bytes
|
890 | 02b373ad | balrog | instead of 8 and execute the next opcode at that location */
|
891 | 02b373ad | balrog | s->dsp += 4;
|
892 | 02b373ad | balrog | goto again;
|
893 | 02b373ad | balrog | } |
894 | 7d8406be | pbrook | addr = read_dword(s, s->dsp + 4);
|
895 | b25cf589 | aliguori | addr_high = 0;
|
896 | 7d8406be | pbrook | DPRINTF("SCRIPTS dsp=%08x opcode %08x arg %08x\n", s->dsp, insn, addr);
|
897 | 7d8406be | pbrook | s->dsps = addr; |
898 | 7d8406be | pbrook | s->dcmd = insn >> 24;
|
899 | 7d8406be | pbrook | s->dsp += 8;
|
900 | 7d8406be | pbrook | switch (insn >> 30) { |
901 | 7d8406be | pbrook | case 0: /* Block move. */ |
902 | 7d8406be | pbrook | if (s->sist1 & LSI_SIST1_STO) {
|
903 | 7d8406be | pbrook | DPRINTF("Delayed select timeout\n");
|
904 | 7d8406be | pbrook | lsi_stop_script(s); |
905 | 7d8406be | pbrook | break;
|
906 | 7d8406be | pbrook | } |
907 | 7d8406be | pbrook | s->dbc = insn & 0xffffff;
|
908 | 7d8406be | pbrook | s->rbc = s->dbc; |
909 | dd8edf01 | aliguori | /* ??? Set ESA. */
|
910 | dd8edf01 | aliguori | s->ia = s->dsp - 8;
|
911 | 7d8406be | pbrook | if (insn & (1 << 29)) { |
912 | 7d8406be | pbrook | /* Indirect addressing. */
|
913 | 7d8406be | pbrook | addr = read_dword(s, addr); |
914 | 7d8406be | pbrook | } else if (insn & (1 << 28)) { |
915 | 7d8406be | pbrook | uint32_t buf[2];
|
916 | 7d8406be | pbrook | int32_t offset; |
917 | 7d8406be | pbrook | /* Table indirect addressing. */
|
918 | dd8edf01 | aliguori | |
919 | dd8edf01 | aliguori | /* 32-bit Table indirect */
|
920 | 7d8406be | pbrook | offset = sxt24(addr); |
921 | 7d8406be | pbrook | cpu_physical_memory_read(s->dsa + offset, (uint8_t *)buf, 8);
|
922 | b25cf589 | aliguori | /* byte count is stored in bits 0:23 only */
|
923 | b25cf589 | aliguori | s->dbc = cpu_to_le32(buf[0]) & 0xffffff; |
924 | 7faa239c | ths | s->rbc = s->dbc; |
925 | 7d8406be | pbrook | addr = cpu_to_le32(buf[1]);
|
926 | b25cf589 | aliguori | |
927 | b25cf589 | aliguori | /* 40-bit DMA, upper addr bits [39:32] stored in first DWORD of
|
928 | b25cf589 | aliguori | * table, bits [31:24] */
|
929 | b25cf589 | aliguori | if (lsi_dma_40bit(s))
|
930 | b25cf589 | aliguori | addr_high = cpu_to_le32(buf[0]) >> 24; |
931 | dd8edf01 | aliguori | else if (lsi_dma_ti64bit(s)) { |
932 | dd8edf01 | aliguori | int selector = (cpu_to_le32(buf[0]) >> 24) & 0x1f; |
933 | dd8edf01 | aliguori | switch (selector) {
|
934 | dd8edf01 | aliguori | case 0 ... 0x0f: |
935 | dd8edf01 | aliguori | /* offset index into scratch registers since
|
936 | dd8edf01 | aliguori | * TI64 mode can use registers C to R */
|
937 | dd8edf01 | aliguori | addr_high = s->scratch[2 + selector];
|
938 | dd8edf01 | aliguori | break;
|
939 | dd8edf01 | aliguori | case 0x10: |
940 | dd8edf01 | aliguori | addr_high = s->mmrs; |
941 | dd8edf01 | aliguori | break;
|
942 | dd8edf01 | aliguori | case 0x11: |
943 | dd8edf01 | aliguori | addr_high = s->mmws; |
944 | dd8edf01 | aliguori | break;
|
945 | dd8edf01 | aliguori | case 0x12: |
946 | dd8edf01 | aliguori | addr_high = s->sfs; |
947 | dd8edf01 | aliguori | break;
|
948 | dd8edf01 | aliguori | case 0x13: |
949 | dd8edf01 | aliguori | addr_high = s->drs; |
950 | dd8edf01 | aliguori | break;
|
951 | dd8edf01 | aliguori | case 0x14: |
952 | dd8edf01 | aliguori | addr_high = s->sbms; |
953 | dd8edf01 | aliguori | break;
|
954 | dd8edf01 | aliguori | case 0x15: |
955 | dd8edf01 | aliguori | addr_high = s->dbms; |
956 | dd8edf01 | aliguori | break;
|
957 | dd8edf01 | aliguori | default:
|
958 | dd8edf01 | aliguori | BADF("Illegal selector specified (0x%x > 0x15)"
|
959 | dd8edf01 | aliguori | " for 64-bit DMA block move", selector);
|
960 | dd8edf01 | aliguori | break;
|
961 | dd8edf01 | aliguori | } |
962 | dd8edf01 | aliguori | } |
963 | dd8edf01 | aliguori | } else if (lsi_dma_64bit(s)) { |
964 | dd8edf01 | aliguori | /* fetch a 3rd dword if 64-bit direct move is enabled and
|
965 | dd8edf01 | aliguori | only if we're not doing table indirect or indirect addressing */
|
966 | dd8edf01 | aliguori | s->dbms = read_dword(s, s->dsp); |
967 | dd8edf01 | aliguori | s->dsp += 4;
|
968 | dd8edf01 | aliguori | s->ia = s->dsp - 12;
|
969 | 7d8406be | pbrook | } |
970 | 7d8406be | pbrook | if ((s->sstat1 & PHASE_MASK) != ((insn >> 24) & 7)) { |
971 | 7d8406be | pbrook | DPRINTF("Wrong phase got %d expected %d\n",
|
972 | 7d8406be | pbrook | s->sstat1 & PHASE_MASK, (insn >> 24) & 7); |
973 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_MA, 0);
|
974 | 7d8406be | pbrook | break;
|
975 | 7d8406be | pbrook | } |
976 | 7d8406be | pbrook | s->dnad = addr; |
977 | b25cf589 | aliguori | s->dnad64 = addr_high; |
978 | 7d8406be | pbrook | switch (s->sstat1 & 0x7) { |
979 | 7d8406be | pbrook | case PHASE_DO:
|
980 | a917d384 | pbrook | s->waiting = 2;
|
981 | 7d8406be | pbrook | lsi_do_dma(s, 1);
|
982 | a917d384 | pbrook | if (s->waiting)
|
983 | a917d384 | pbrook | s->waiting = 3;
|
984 | 7d8406be | pbrook | break;
|
985 | 7d8406be | pbrook | case PHASE_DI:
|
986 | a917d384 | pbrook | s->waiting = 2;
|
987 | 7d8406be | pbrook | lsi_do_dma(s, 0);
|
988 | a917d384 | pbrook | if (s->waiting)
|
989 | a917d384 | pbrook | s->waiting = 3;
|
990 | 7d8406be | pbrook | break;
|
991 | 7d8406be | pbrook | case PHASE_CMD:
|
992 | 7d8406be | pbrook | lsi_do_command(s); |
993 | 7d8406be | pbrook | break;
|
994 | 7d8406be | pbrook | case PHASE_ST:
|
995 | 7d8406be | pbrook | lsi_do_status(s); |
996 | 7d8406be | pbrook | break;
|
997 | 7d8406be | pbrook | case PHASE_MO:
|
998 | 7d8406be | pbrook | lsi_do_msgout(s); |
999 | 7d8406be | pbrook | break;
|
1000 | 7d8406be | pbrook | case PHASE_MI:
|
1001 | 7d8406be | pbrook | lsi_do_msgin(s); |
1002 | 7d8406be | pbrook | break;
|
1003 | 7d8406be | pbrook | default:
|
1004 | 7d8406be | pbrook | BADF("Unimplemented phase %d\n", s->sstat1 & PHASE_MASK);
|
1005 | 7d8406be | pbrook | exit(1);
|
1006 | 7d8406be | pbrook | } |
1007 | 7d8406be | pbrook | s->dfifo = s->dbc & 0xff;
|
1008 | 7d8406be | pbrook | s->ctest5 = (s->ctest5 & 0xfc) | ((s->dbc >> 8) & 3); |
1009 | 7d8406be | pbrook | s->sbc = s->dbc; |
1010 | 7d8406be | pbrook | s->rbc -= s->dbc; |
1011 | 7d8406be | pbrook | s->ua = addr + s->dbc; |
1012 | 7d8406be | pbrook | break;
|
1013 | 7d8406be | pbrook | |
1014 | 7d8406be | pbrook | case 1: /* IO or Read/Write instruction. */ |
1015 | 7d8406be | pbrook | opcode = (insn >> 27) & 7; |
1016 | 7d8406be | pbrook | if (opcode < 5) { |
1017 | 7d8406be | pbrook | uint32_t id; |
1018 | 7d8406be | pbrook | |
1019 | 7d8406be | pbrook | if (insn & (1 << 25)) { |
1020 | 7d8406be | pbrook | id = read_dword(s, s->dsa + sxt24(insn)); |
1021 | 7d8406be | pbrook | } else {
|
1022 | 7d8406be | pbrook | id = addr; |
1023 | 7d8406be | pbrook | } |
1024 | 7d8406be | pbrook | id = (id >> 16) & 0xf; |
1025 | 7d8406be | pbrook | if (insn & (1 << 26)) { |
1026 | 7d8406be | pbrook | addr = s->dsp + sxt24(addr); |
1027 | 7d8406be | pbrook | } |
1028 | 7d8406be | pbrook | s->dnad = addr; |
1029 | 7d8406be | pbrook | switch (opcode) {
|
1030 | 7d8406be | pbrook | case 0: /* Select */ |
1031 | a917d384 | pbrook | s->sdid = id; |
1032 | a917d384 | pbrook | if (s->current_dma_len && (s->ssid & 0xf) == id) { |
1033 | a917d384 | pbrook | DPRINTF("Already reselected by target %d\n", id);
|
1034 | a917d384 | pbrook | break;
|
1035 | a917d384 | pbrook | } |
1036 | 7d8406be | pbrook | s->sstat0 |= LSI_SSTAT0_WOA; |
1037 | 7d8406be | pbrook | s->scntl1 &= ~LSI_SCNTL1_IARB; |
1038 | 7d8406be | pbrook | if (id >= LSI_MAX_DEVS || !s->scsi_dev[id]) {
|
1039 | 7d8406be | pbrook | DPRINTF("Selected absent target %d\n", id);
|
1040 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, 0, LSI_SIST1_STO);
|
1041 | 7d8406be | pbrook | lsi_disconnect(s); |
1042 | 7d8406be | pbrook | break;
|
1043 | 7d8406be | pbrook | } |
1044 | 7d8406be | pbrook | DPRINTF("Selected target %d%s\n",
|
1045 | 7d8406be | pbrook | id, insn & (1 << 3) ? " ATN" : ""); |
1046 | 7d8406be | pbrook | /* ??? Linux drivers compain when this is set. Maybe
|
1047 | 7d8406be | pbrook | it only applies in low-level mode (unimplemented).
|
1048 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_CMP, 0); */
|
1049 | 7d8406be | pbrook | s->current_dev = s->scsi_dev[id]; |
1050 | a917d384 | pbrook | s->current_tag = id << 8;
|
1051 | 7d8406be | pbrook | s->scntl1 |= LSI_SCNTL1_CON; |
1052 | 7d8406be | pbrook | if (insn & (1 << 3)) { |
1053 | 7d8406be | pbrook | s->socl |= LSI_SOCL_ATN; |
1054 | 7d8406be | pbrook | } |
1055 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_MO); |
1056 | 7d8406be | pbrook | break;
|
1057 | 7d8406be | pbrook | case 1: /* Disconnect */ |
1058 | 7d8406be | pbrook | DPRINTF("Wait Disconect\n");
|
1059 | 7d8406be | pbrook | s->scntl1 &= ~LSI_SCNTL1_CON; |
1060 | 7d8406be | pbrook | break;
|
1061 | 7d8406be | pbrook | case 2: /* Wait Reselect */ |
1062 | a917d384 | pbrook | lsi_wait_reselect(s); |
1063 | 7d8406be | pbrook | break;
|
1064 | 7d8406be | pbrook | case 3: /* Set */ |
1065 | 7d8406be | pbrook | DPRINTF("Set%s%s%s%s\n",
|
1066 | 7d8406be | pbrook | insn & (1 << 3) ? " ATN" : "", |
1067 | 7d8406be | pbrook | insn & (1 << 6) ? " ACK" : "", |
1068 | 7d8406be | pbrook | insn & (1 << 9) ? " TM" : "", |
1069 | 7d8406be | pbrook | insn & (1 << 10) ? " CC" : ""); |
1070 | 7d8406be | pbrook | if (insn & (1 << 3)) { |
1071 | 7d8406be | pbrook | s->socl |= LSI_SOCL_ATN; |
1072 | 7d8406be | pbrook | lsi_set_phase(s, PHASE_MO); |
1073 | 7d8406be | pbrook | } |
1074 | 7d8406be | pbrook | if (insn & (1 << 9)) { |
1075 | 7d8406be | pbrook | BADF("Target mode not implemented\n");
|
1076 | 7d8406be | pbrook | exit(1);
|
1077 | 7d8406be | pbrook | } |
1078 | 7d8406be | pbrook | if (insn & (1 << 10)) |
1079 | 7d8406be | pbrook | s->carry = 1;
|
1080 | 7d8406be | pbrook | break;
|
1081 | 7d8406be | pbrook | case 4: /* Clear */ |
1082 | 7d8406be | pbrook | DPRINTF("Clear%s%s%s%s\n",
|
1083 | 7d8406be | pbrook | insn & (1 << 3) ? " ATN" : "", |
1084 | 7d8406be | pbrook | insn & (1 << 6) ? " ACK" : "", |
1085 | 7d8406be | pbrook | insn & (1 << 9) ? " TM" : "", |
1086 | 7d8406be | pbrook | insn & (1 << 10) ? " CC" : ""); |
1087 | 7d8406be | pbrook | if (insn & (1 << 3)) { |
1088 | 7d8406be | pbrook | s->socl &= ~LSI_SOCL_ATN; |
1089 | 7d8406be | pbrook | } |
1090 | 7d8406be | pbrook | if (insn & (1 << 10)) |
1091 | 7d8406be | pbrook | s->carry = 0;
|
1092 | 7d8406be | pbrook | break;
|
1093 | 7d8406be | pbrook | } |
1094 | 7d8406be | pbrook | } else {
|
1095 | 7d8406be | pbrook | uint8_t op0; |
1096 | 7d8406be | pbrook | uint8_t op1; |
1097 | 7d8406be | pbrook | uint8_t data8; |
1098 | 7d8406be | pbrook | int reg;
|
1099 | 7d8406be | pbrook | int operator;
|
1100 | 7d8406be | pbrook | #ifdef DEBUG_LSI
|
1101 | 7d8406be | pbrook | static const char *opcode_names[3] = |
1102 | 7d8406be | pbrook | {"Write", "Read", "Read-Modify-Write"}; |
1103 | 7d8406be | pbrook | static const char *operator_names[8] = |
1104 | 7d8406be | pbrook | {"MOV", "SHL", "OR", "XOR", "AND", "SHR", "ADD", "ADC"}; |
1105 | 7d8406be | pbrook | #endif
|
1106 | 7d8406be | pbrook | |
1107 | 7d8406be | pbrook | reg = ((insn >> 16) & 0x7f) | (insn & 0x80); |
1108 | 7d8406be | pbrook | data8 = (insn >> 8) & 0xff; |
1109 | 7d8406be | pbrook | opcode = (insn >> 27) & 7; |
1110 | 7d8406be | pbrook | operator = (insn >> 24) & 7; |
1111 | a917d384 | pbrook | DPRINTF("%s reg 0x%x %s data8=0x%02x sfbr=0x%02x%s\n",
|
1112 | 7d8406be | pbrook | opcode_names[opcode - 5], reg,
|
1113 | a917d384 | pbrook | operator_names[operator], data8, s->sfbr, |
1114 | 7d8406be | pbrook | (insn & (1 << 23)) ? " SFBR" : ""); |
1115 | 7d8406be | pbrook | op0 = op1 = 0;
|
1116 | 7d8406be | pbrook | switch (opcode) {
|
1117 | 7d8406be | pbrook | case 5: /* From SFBR */ |
1118 | 7d8406be | pbrook | op0 = s->sfbr; |
1119 | 7d8406be | pbrook | op1 = data8; |
1120 | 7d8406be | pbrook | break;
|
1121 | 7d8406be | pbrook | case 6: /* To SFBR */ |
1122 | 7d8406be | pbrook | if (operator)
|
1123 | 7d8406be | pbrook | op0 = lsi_reg_readb(s, reg); |
1124 | 7d8406be | pbrook | op1 = data8; |
1125 | 7d8406be | pbrook | break;
|
1126 | 7d8406be | pbrook | case 7: /* Read-modify-write */ |
1127 | 7d8406be | pbrook | if (operator)
|
1128 | 7d8406be | pbrook | op0 = lsi_reg_readb(s, reg); |
1129 | 7d8406be | pbrook | if (insn & (1 << 23)) { |
1130 | 7d8406be | pbrook | op1 = s->sfbr; |
1131 | 7d8406be | pbrook | } else {
|
1132 | 7d8406be | pbrook | op1 = data8; |
1133 | 7d8406be | pbrook | } |
1134 | 7d8406be | pbrook | break;
|
1135 | 7d8406be | pbrook | } |
1136 | 7d8406be | pbrook | |
1137 | 7d8406be | pbrook | switch (operator) {
|
1138 | 7d8406be | pbrook | case 0: /* move */ |
1139 | 7d8406be | pbrook | op0 = op1; |
1140 | 7d8406be | pbrook | break;
|
1141 | 7d8406be | pbrook | case 1: /* Shift left */ |
1142 | 7d8406be | pbrook | op1 = op0 >> 7;
|
1143 | 7d8406be | pbrook | op0 = (op0 << 1) | s->carry;
|
1144 | 7d8406be | pbrook | s->carry = op1; |
1145 | 7d8406be | pbrook | break;
|
1146 | 7d8406be | pbrook | case 2: /* OR */ |
1147 | 7d8406be | pbrook | op0 |= op1; |
1148 | 7d8406be | pbrook | break;
|
1149 | 7d8406be | pbrook | case 3: /* XOR */ |
1150 | dcfb9014 | ths | op0 ^= op1; |
1151 | 7d8406be | pbrook | break;
|
1152 | 7d8406be | pbrook | case 4: /* AND */ |
1153 | 7d8406be | pbrook | op0 &= op1; |
1154 | 7d8406be | pbrook | break;
|
1155 | 7d8406be | pbrook | case 5: /* SHR */ |
1156 | 7d8406be | pbrook | op1 = op0 & 1;
|
1157 | 7d8406be | pbrook | op0 = (op0 >> 1) | (s->carry << 7); |
1158 | 687fa640 | ths | s->carry = op1; |
1159 | 7d8406be | pbrook | break;
|
1160 | 7d8406be | pbrook | case 6: /* ADD */ |
1161 | 7d8406be | pbrook | op0 += op1; |
1162 | 7d8406be | pbrook | s->carry = op0 < op1; |
1163 | 7d8406be | pbrook | break;
|
1164 | 7d8406be | pbrook | case 7: /* ADC */ |
1165 | 7d8406be | pbrook | op0 += op1 + s->carry; |
1166 | 7d8406be | pbrook | if (s->carry)
|
1167 | 7d8406be | pbrook | s->carry = op0 <= op1; |
1168 | 7d8406be | pbrook | else
|
1169 | 7d8406be | pbrook | s->carry = op0 < op1; |
1170 | 7d8406be | pbrook | break;
|
1171 | 7d8406be | pbrook | } |
1172 | 7d8406be | pbrook | |
1173 | 7d8406be | pbrook | switch (opcode) {
|
1174 | 7d8406be | pbrook | case 5: /* From SFBR */ |
1175 | 7d8406be | pbrook | case 7: /* Read-modify-write */ |
1176 | 7d8406be | pbrook | lsi_reg_writeb(s, reg, op0); |
1177 | 7d8406be | pbrook | break;
|
1178 | 7d8406be | pbrook | case 6: /* To SFBR */ |
1179 | 7d8406be | pbrook | s->sfbr = op0; |
1180 | 7d8406be | pbrook | break;
|
1181 | 7d8406be | pbrook | } |
1182 | 7d8406be | pbrook | } |
1183 | 7d8406be | pbrook | break;
|
1184 | 7d8406be | pbrook | |
1185 | 7d8406be | pbrook | case 2: /* Transfer Control. */ |
1186 | 7d8406be | pbrook | { |
1187 | 7d8406be | pbrook | int cond;
|
1188 | 7d8406be | pbrook | int jmp;
|
1189 | 7d8406be | pbrook | |
1190 | 7d8406be | pbrook | if ((insn & 0x002e0000) == 0) { |
1191 | 7d8406be | pbrook | DPRINTF("NOP\n");
|
1192 | 7d8406be | pbrook | break;
|
1193 | 7d8406be | pbrook | } |
1194 | 7d8406be | pbrook | if (s->sist1 & LSI_SIST1_STO) {
|
1195 | 7d8406be | pbrook | DPRINTF("Delayed select timeout\n");
|
1196 | 7d8406be | pbrook | lsi_stop_script(s); |
1197 | 7d8406be | pbrook | break;
|
1198 | 7d8406be | pbrook | } |
1199 | 7d8406be | pbrook | cond = jmp = (insn & (1 << 19)) != 0; |
1200 | 7d8406be | pbrook | if (cond == jmp && (insn & (1 << 21))) { |
1201 | 7d8406be | pbrook | DPRINTF("Compare carry %d\n", s->carry == jmp);
|
1202 | 7d8406be | pbrook | cond = s->carry != 0;
|
1203 | 7d8406be | pbrook | } |
1204 | 7d8406be | pbrook | if (cond == jmp && (insn & (1 << 17))) { |
1205 | 7d8406be | pbrook | DPRINTF("Compare phase %d %c= %d\n",
|
1206 | 7d8406be | pbrook | (s->sstat1 & PHASE_MASK), |
1207 | 7d8406be | pbrook | jmp ? '=' : '!', |
1208 | 7d8406be | pbrook | ((insn >> 24) & 7)); |
1209 | 7d8406be | pbrook | cond = (s->sstat1 & PHASE_MASK) == ((insn >> 24) & 7); |
1210 | 7d8406be | pbrook | } |
1211 | 7d8406be | pbrook | if (cond == jmp && (insn & (1 << 18))) { |
1212 | 7d8406be | pbrook | uint8_t mask; |
1213 | 7d8406be | pbrook | |
1214 | 7d8406be | pbrook | mask = (~insn >> 8) & 0xff; |
1215 | 7d8406be | pbrook | DPRINTF("Compare data 0x%x & 0x%x %c= 0x%x\n",
|
1216 | 7d8406be | pbrook | s->sfbr, mask, jmp ? '=' : '!', insn & mask); |
1217 | 7d8406be | pbrook | cond = (s->sfbr & mask) == (insn & mask); |
1218 | 7d8406be | pbrook | } |
1219 | 7d8406be | pbrook | if (cond == jmp) {
|
1220 | 7d8406be | pbrook | if (insn & (1 << 23)) { |
1221 | 7d8406be | pbrook | /* Relative address. */
|
1222 | 7d8406be | pbrook | addr = s->dsp + sxt24(addr); |
1223 | 7d8406be | pbrook | } |
1224 | 7d8406be | pbrook | switch ((insn >> 27) & 7) { |
1225 | 7d8406be | pbrook | case 0: /* Jump */ |
1226 | 7d8406be | pbrook | DPRINTF("Jump to 0x%08x\n", addr);
|
1227 | 7d8406be | pbrook | s->dsp = addr; |
1228 | 7d8406be | pbrook | break;
|
1229 | 7d8406be | pbrook | case 1: /* Call */ |
1230 | 7d8406be | pbrook | DPRINTF("Call 0x%08x\n", addr);
|
1231 | 7d8406be | pbrook | s->temp = s->dsp; |
1232 | 7d8406be | pbrook | s->dsp = addr; |
1233 | 7d8406be | pbrook | break;
|
1234 | 7d8406be | pbrook | case 2: /* Return */ |
1235 | 7d8406be | pbrook | DPRINTF("Return to 0x%08x\n", s->temp);
|
1236 | 7d8406be | pbrook | s->dsp = s->temp; |
1237 | 7d8406be | pbrook | break;
|
1238 | 7d8406be | pbrook | case 3: /* Interrupt */ |
1239 | 7d8406be | pbrook | DPRINTF("Interrupt 0x%08x\n", s->dsps);
|
1240 | 7d8406be | pbrook | if ((insn & (1 << 20)) != 0) { |
1241 | 7d8406be | pbrook | s->istat0 |= LSI_ISTAT0_INTF; |
1242 | 7d8406be | pbrook | lsi_update_irq(s); |
1243 | 7d8406be | pbrook | } else {
|
1244 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_SIR); |
1245 | 7d8406be | pbrook | } |
1246 | 7d8406be | pbrook | break;
|
1247 | 7d8406be | pbrook | default:
|
1248 | 7d8406be | pbrook | DPRINTF("Illegal transfer control\n");
|
1249 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_IID); |
1250 | 7d8406be | pbrook | break;
|
1251 | 7d8406be | pbrook | } |
1252 | 7d8406be | pbrook | } else {
|
1253 | 7d8406be | pbrook | DPRINTF("Control condition failed\n");
|
1254 | 7d8406be | pbrook | } |
1255 | 7d8406be | pbrook | } |
1256 | 7d8406be | pbrook | break;
|
1257 | 7d8406be | pbrook | |
1258 | 7d8406be | pbrook | case 3: |
1259 | 7d8406be | pbrook | if ((insn & (1 << 29)) == 0) { |
1260 | 7d8406be | pbrook | /* Memory move. */
|
1261 | 7d8406be | pbrook | uint32_t dest; |
1262 | 7d8406be | pbrook | /* ??? The docs imply the destination address is loaded into
|
1263 | 7d8406be | pbrook | the TEMP register. However the Linux drivers rely on
|
1264 | 7d8406be | pbrook | the value being presrved. */
|
1265 | 7d8406be | pbrook | dest = read_dword(s, s->dsp); |
1266 | 7d8406be | pbrook | s->dsp += 4;
|
1267 | 7d8406be | pbrook | lsi_memcpy(s, dest, addr, insn & 0xffffff);
|
1268 | 7d8406be | pbrook | } else {
|
1269 | 7d8406be | pbrook | uint8_t data[7];
|
1270 | 7d8406be | pbrook | int reg;
|
1271 | 7d8406be | pbrook | int n;
|
1272 | 7d8406be | pbrook | int i;
|
1273 | 7d8406be | pbrook | |
1274 | 7d8406be | pbrook | if (insn & (1 << 28)) { |
1275 | 7d8406be | pbrook | addr = s->dsa + sxt24(addr); |
1276 | 7d8406be | pbrook | } |
1277 | 7d8406be | pbrook | n = (insn & 7);
|
1278 | 7d8406be | pbrook | reg = (insn >> 16) & 0xff; |
1279 | 7d8406be | pbrook | if (insn & (1 << 24)) { |
1280 | 7d8406be | pbrook | cpu_physical_memory_read(addr, data, n); |
1281 | a917d384 | pbrook | DPRINTF("Load reg 0x%x size %d addr 0x%08x = %08x\n", reg, n,
|
1282 | a917d384 | pbrook | addr, *(int *)data);
|
1283 | 7d8406be | pbrook | for (i = 0; i < n; i++) { |
1284 | 7d8406be | pbrook | lsi_reg_writeb(s, reg + i, data[i]); |
1285 | 7d8406be | pbrook | } |
1286 | 7d8406be | pbrook | } else {
|
1287 | 7d8406be | pbrook | DPRINTF("Store reg 0x%x size %d addr 0x%08x\n", reg, n, addr);
|
1288 | 7d8406be | pbrook | for (i = 0; i < n; i++) { |
1289 | 7d8406be | pbrook | data[i] = lsi_reg_readb(s, reg + i); |
1290 | 7d8406be | pbrook | } |
1291 | 7d8406be | pbrook | cpu_physical_memory_write(addr, data, n); |
1292 | 7d8406be | pbrook | } |
1293 | 7d8406be | pbrook | } |
1294 | 7d8406be | pbrook | } |
1295 | ee4d919f | aliguori | if (insn_processed > 10000 && !s->waiting) { |
1296 | 64c68080 | pbrook | /* Some windows drivers make the device spin waiting for a memory
|
1297 | 64c68080 | pbrook | location to change. If we have been executed a lot of code then
|
1298 | 64c68080 | pbrook | assume this is the case and force an unexpected device disconnect.
|
1299 | 64c68080 | pbrook | This is apparently sufficient to beat the drivers into submission.
|
1300 | 64c68080 | pbrook | */
|
1301 | ee4d919f | aliguori | if (!(s->sien0 & LSI_SIST0_UDC))
|
1302 | ee4d919f | aliguori | fprintf(stderr, "inf. loop with UDC masked\n");
|
1303 | ee4d919f | aliguori | lsi_script_scsi_interrupt(s, LSI_SIST0_UDC, 0);
|
1304 | ee4d919f | aliguori | lsi_disconnect(s); |
1305 | ee4d919f | aliguori | } else if (s->istat1 & LSI_ISTAT1_SRUN && !s->waiting) { |
1306 | 7d8406be | pbrook | if (s->dcntl & LSI_DCNTL_SSM) {
|
1307 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_SSI); |
1308 | 7d8406be | pbrook | } else {
|
1309 | 7d8406be | pbrook | goto again;
|
1310 | 7d8406be | pbrook | } |
1311 | 7d8406be | pbrook | } |
1312 | 7d8406be | pbrook | DPRINTF("SCRIPTS execution stopped\n");
|
1313 | 7d8406be | pbrook | } |
1314 | 7d8406be | pbrook | |
1315 | 7d8406be | pbrook | static uint8_t lsi_reg_readb(LSIState *s, int offset) |
1316 | 7d8406be | pbrook | { |
1317 | 7d8406be | pbrook | uint8_t tmp; |
1318 | 75f76531 | aurel32 | #define CASE_GET_REG24(name, addr) \
|
1319 | 75f76531 | aurel32 | case addr: return s->name & 0xff; \ |
1320 | 75f76531 | aurel32 | case addr + 1: return (s->name >> 8) & 0xff; \ |
1321 | 75f76531 | aurel32 | case addr + 2: return (s->name >> 16) & 0xff; |
1322 | 75f76531 | aurel32 | |
1323 | 7d8406be | pbrook | #define CASE_GET_REG32(name, addr) \
|
1324 | 7d8406be | pbrook | case addr: return s->name & 0xff; \ |
1325 | 7d8406be | pbrook | case addr + 1: return (s->name >> 8) & 0xff; \ |
1326 | 7d8406be | pbrook | case addr + 2: return (s->name >> 16) & 0xff; \ |
1327 | 7d8406be | pbrook | case addr + 3: return (s->name >> 24) & 0xff; |
1328 | 7d8406be | pbrook | |
1329 | 7d8406be | pbrook | #ifdef DEBUG_LSI_REG
|
1330 | 7d8406be | pbrook | DPRINTF("Read reg %x\n", offset);
|
1331 | 7d8406be | pbrook | #endif
|
1332 | 7d8406be | pbrook | switch (offset) {
|
1333 | 7d8406be | pbrook | case 0x00: /* SCNTL0 */ |
1334 | 7d8406be | pbrook | return s->scntl0;
|
1335 | 7d8406be | pbrook | case 0x01: /* SCNTL1 */ |
1336 | 7d8406be | pbrook | return s->scntl1;
|
1337 | 7d8406be | pbrook | case 0x02: /* SCNTL2 */ |
1338 | 7d8406be | pbrook | return s->scntl2;
|
1339 | 7d8406be | pbrook | case 0x03: /* SCNTL3 */ |
1340 | 7d8406be | pbrook | return s->scntl3;
|
1341 | 7d8406be | pbrook | case 0x04: /* SCID */ |
1342 | 7d8406be | pbrook | return s->scid;
|
1343 | 7d8406be | pbrook | case 0x05: /* SXFER */ |
1344 | 7d8406be | pbrook | return s->sxfer;
|
1345 | 7d8406be | pbrook | case 0x06: /* SDID */ |
1346 | 7d8406be | pbrook | return s->sdid;
|
1347 | 7d8406be | pbrook | case 0x07: /* GPREG0 */ |
1348 | 7d8406be | pbrook | return 0x7f; |
1349 | 985a03b0 | ths | case 0x08: /* Revision ID */ |
1350 | 985a03b0 | ths | return 0x00; |
1351 | a917d384 | pbrook | case 0xa: /* SSID */ |
1352 | a917d384 | pbrook | return s->ssid;
|
1353 | 7d8406be | pbrook | case 0xb: /* SBCL */ |
1354 | 7d8406be | pbrook | /* ??? This is not correct. However it's (hopefully) only
|
1355 | 7d8406be | pbrook | used for diagnostics, so should be ok. */
|
1356 | 7d8406be | pbrook | return 0; |
1357 | 7d8406be | pbrook | case 0xc: /* DSTAT */ |
1358 | 7d8406be | pbrook | tmp = s->dstat | 0x80;
|
1359 | 7d8406be | pbrook | if ((s->istat0 & LSI_ISTAT0_INTF) == 0) |
1360 | 7d8406be | pbrook | s->dstat = 0;
|
1361 | 7d8406be | pbrook | lsi_update_irq(s); |
1362 | 7d8406be | pbrook | return tmp;
|
1363 | 7d8406be | pbrook | case 0x0d: /* SSTAT0 */ |
1364 | 7d8406be | pbrook | return s->sstat0;
|
1365 | 7d8406be | pbrook | case 0x0e: /* SSTAT1 */ |
1366 | 7d8406be | pbrook | return s->sstat1;
|
1367 | 7d8406be | pbrook | case 0x0f: /* SSTAT2 */ |
1368 | 7d8406be | pbrook | return s->scntl1 & LSI_SCNTL1_CON ? 0 : 2; |
1369 | 7d8406be | pbrook | CASE_GET_REG32(dsa, 0x10)
|
1370 | 7d8406be | pbrook | case 0x14: /* ISTAT0 */ |
1371 | 7d8406be | pbrook | return s->istat0;
|
1372 | ecabe8cc | aliguori | case 0x15: /* ISTAT1 */ |
1373 | ecabe8cc | aliguori | return s->istat1;
|
1374 | 7d8406be | pbrook | case 0x16: /* MBOX0 */ |
1375 | 7d8406be | pbrook | return s->mbox0;
|
1376 | 7d8406be | pbrook | case 0x17: /* MBOX1 */ |
1377 | 7d8406be | pbrook | return s->mbox1;
|
1378 | 7d8406be | pbrook | case 0x18: /* CTEST0 */ |
1379 | 7d8406be | pbrook | return 0xff; |
1380 | 7d8406be | pbrook | case 0x19: /* CTEST1 */ |
1381 | 7d8406be | pbrook | return 0; |
1382 | 7d8406be | pbrook | case 0x1a: /* CTEST2 */ |
1383 | 9167a69a | balrog | tmp = s->ctest2 | LSI_CTEST2_DACK | LSI_CTEST2_CM; |
1384 | 7d8406be | pbrook | if (s->istat0 & LSI_ISTAT0_SIGP) {
|
1385 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_SIGP; |
1386 | 7d8406be | pbrook | tmp |= LSI_CTEST2_SIGP; |
1387 | 7d8406be | pbrook | } |
1388 | 7d8406be | pbrook | return tmp;
|
1389 | 7d8406be | pbrook | case 0x1b: /* CTEST3 */ |
1390 | 7d8406be | pbrook | return s->ctest3;
|
1391 | 7d8406be | pbrook | CASE_GET_REG32(temp, 0x1c)
|
1392 | 7d8406be | pbrook | case 0x20: /* DFIFO */ |
1393 | 7d8406be | pbrook | return 0; |
1394 | 7d8406be | pbrook | case 0x21: /* CTEST4 */ |
1395 | 7d8406be | pbrook | return s->ctest4;
|
1396 | 7d8406be | pbrook | case 0x22: /* CTEST5 */ |
1397 | 7d8406be | pbrook | return s->ctest5;
|
1398 | 985a03b0 | ths | case 0x23: /* CTEST6 */ |
1399 | 985a03b0 | ths | return 0; |
1400 | 75f76531 | aurel32 | CASE_GET_REG24(dbc, 0x24)
|
1401 | 7d8406be | pbrook | case 0x27: /* DCMD */ |
1402 | 7d8406be | pbrook | return s->dcmd;
|
1403 | 7d8406be | pbrook | CASE_GET_REG32(dsp, 0x2c)
|
1404 | 7d8406be | pbrook | CASE_GET_REG32(dsps, 0x30)
|
1405 | 7d8406be | pbrook | CASE_GET_REG32(scratch[0], 0x34) |
1406 | 7d8406be | pbrook | case 0x38: /* DMODE */ |
1407 | 7d8406be | pbrook | return s->dmode;
|
1408 | 7d8406be | pbrook | case 0x39: /* DIEN */ |
1409 | 7d8406be | pbrook | return s->dien;
|
1410 | 7d8406be | pbrook | case 0x3b: /* DCNTL */ |
1411 | 7d8406be | pbrook | return s->dcntl;
|
1412 | 7d8406be | pbrook | case 0x40: /* SIEN0 */ |
1413 | 7d8406be | pbrook | return s->sien0;
|
1414 | 7d8406be | pbrook | case 0x41: /* SIEN1 */ |
1415 | 7d8406be | pbrook | return s->sien1;
|
1416 | 7d8406be | pbrook | case 0x42: /* SIST0 */ |
1417 | 7d8406be | pbrook | tmp = s->sist0; |
1418 | 7d8406be | pbrook | s->sist0 = 0;
|
1419 | 7d8406be | pbrook | lsi_update_irq(s); |
1420 | 7d8406be | pbrook | return tmp;
|
1421 | 7d8406be | pbrook | case 0x43: /* SIST1 */ |
1422 | 7d8406be | pbrook | tmp = s->sist1; |
1423 | 7d8406be | pbrook | s->sist1 = 0;
|
1424 | 7d8406be | pbrook | lsi_update_irq(s); |
1425 | 7d8406be | pbrook | return tmp;
|
1426 | 9167a69a | balrog | case 0x46: /* MACNTL */ |
1427 | 9167a69a | balrog | return 0x0f; |
1428 | 7d8406be | pbrook | case 0x47: /* GPCNTL0 */ |
1429 | 7d8406be | pbrook | return 0x0f; |
1430 | 7d8406be | pbrook | case 0x48: /* STIME0 */ |
1431 | 7d8406be | pbrook | return s->stime0;
|
1432 | 7d8406be | pbrook | case 0x4a: /* RESPID0 */ |
1433 | 7d8406be | pbrook | return s->respid0;
|
1434 | 7d8406be | pbrook | case 0x4b: /* RESPID1 */ |
1435 | 7d8406be | pbrook | return s->respid1;
|
1436 | 7d8406be | pbrook | case 0x4d: /* STEST1 */ |
1437 | 7d8406be | pbrook | return s->stest1;
|
1438 | 7d8406be | pbrook | case 0x4e: /* STEST2 */ |
1439 | 7d8406be | pbrook | return s->stest2;
|
1440 | 7d8406be | pbrook | case 0x4f: /* STEST3 */ |
1441 | 7d8406be | pbrook | return s->stest3;
|
1442 | a917d384 | pbrook | case 0x50: /* SIDL */ |
1443 | a917d384 | pbrook | /* This is needed by the linux drivers. We currently only update it
|
1444 | a917d384 | pbrook | during the MSG IN phase. */
|
1445 | a917d384 | pbrook | return s->sidl;
|
1446 | 7d8406be | pbrook | case 0x52: /* STEST4 */ |
1447 | 7d8406be | pbrook | return 0xe0; |
1448 | 7d8406be | pbrook | case 0x56: /* CCNTL0 */ |
1449 | 7d8406be | pbrook | return s->ccntl0;
|
1450 | 7d8406be | pbrook | case 0x57: /* CCNTL1 */ |
1451 | 7d8406be | pbrook | return s->ccntl1;
|
1452 | a917d384 | pbrook | case 0x58: /* SBDL */ |
1453 | a917d384 | pbrook | /* Some drivers peek at the data bus during the MSG IN phase. */
|
1454 | a917d384 | pbrook | if ((s->sstat1 & PHASE_MASK) == PHASE_MI)
|
1455 | a917d384 | pbrook | return s->msg[0]; |
1456 | a917d384 | pbrook | return 0; |
1457 | a917d384 | pbrook | case 0x59: /* SBDL high */ |
1458 | 7d8406be | pbrook | return 0; |
1459 | 7d8406be | pbrook | CASE_GET_REG32(mmrs, 0xa0)
|
1460 | 7d8406be | pbrook | CASE_GET_REG32(mmws, 0xa4)
|
1461 | 7d8406be | pbrook | CASE_GET_REG32(sfs, 0xa8)
|
1462 | 7d8406be | pbrook | CASE_GET_REG32(drs, 0xac)
|
1463 | 7d8406be | pbrook | CASE_GET_REG32(sbms, 0xb0)
|
1464 | ab57d967 | aliguori | CASE_GET_REG32(dbms, 0xb4)
|
1465 | 7d8406be | pbrook | CASE_GET_REG32(dnad64, 0xb8)
|
1466 | 7d8406be | pbrook | CASE_GET_REG32(pmjad1, 0xc0)
|
1467 | 7d8406be | pbrook | CASE_GET_REG32(pmjad2, 0xc4)
|
1468 | 7d8406be | pbrook | CASE_GET_REG32(rbc, 0xc8)
|
1469 | 7d8406be | pbrook | CASE_GET_REG32(ua, 0xcc)
|
1470 | 7d8406be | pbrook | CASE_GET_REG32(ia, 0xd4)
|
1471 | 7d8406be | pbrook | CASE_GET_REG32(sbc, 0xd8)
|
1472 | 7d8406be | pbrook | CASE_GET_REG32(csbc, 0xdc)
|
1473 | 7d8406be | pbrook | } |
1474 | 7d8406be | pbrook | if (offset >= 0x5c && offset < 0xa0) { |
1475 | 7d8406be | pbrook | int n;
|
1476 | 7d8406be | pbrook | int shift;
|
1477 | 7d8406be | pbrook | n = (offset - 0x58) >> 2; |
1478 | 7d8406be | pbrook | shift = (offset & 3) * 8; |
1479 | 7d8406be | pbrook | return (s->scratch[n] >> shift) & 0xff; |
1480 | 7d8406be | pbrook | } |
1481 | 7d8406be | pbrook | BADF("readb 0x%x\n", offset);
|
1482 | 7d8406be | pbrook | exit(1);
|
1483 | 75f76531 | aurel32 | #undef CASE_GET_REG24
|
1484 | 7d8406be | pbrook | #undef CASE_GET_REG32
|
1485 | 7d8406be | pbrook | } |
1486 | 7d8406be | pbrook | |
1487 | 7d8406be | pbrook | static void lsi_reg_writeb(LSIState *s, int offset, uint8_t val) |
1488 | 7d8406be | pbrook | { |
1489 | 7d8406be | pbrook | #define CASE_SET_REG32(name, addr) \
|
1490 | 7d8406be | pbrook | case addr : s->name &= 0xffffff00; s->name |= val; break; \ |
1491 | 7d8406be | pbrook | case addr + 1: s->name &= 0xffff00ff; s->name |= val << 8; break; \ |
1492 | 7d8406be | pbrook | case addr + 2: s->name &= 0xff00ffff; s->name |= val << 16; break; \ |
1493 | 7d8406be | pbrook | case addr + 3: s->name &= 0x00ffffff; s->name |= val << 24; break; |
1494 | 7d8406be | pbrook | |
1495 | 7d8406be | pbrook | #ifdef DEBUG_LSI_REG
|
1496 | 7d8406be | pbrook | DPRINTF("Write reg %x = %02x\n", offset, val);
|
1497 | 7d8406be | pbrook | #endif
|
1498 | 7d8406be | pbrook | switch (offset) {
|
1499 | 7d8406be | pbrook | case 0x00: /* SCNTL0 */ |
1500 | 7d8406be | pbrook | s->scntl0 = val; |
1501 | 7d8406be | pbrook | if (val & LSI_SCNTL0_START) {
|
1502 | 7d8406be | pbrook | BADF("Start sequence not implemented\n");
|
1503 | 7d8406be | pbrook | } |
1504 | 7d8406be | pbrook | break;
|
1505 | 7d8406be | pbrook | case 0x01: /* SCNTL1 */ |
1506 | 7d8406be | pbrook | s->scntl1 = val & ~LSI_SCNTL1_SST; |
1507 | 7d8406be | pbrook | if (val & LSI_SCNTL1_IARB) {
|
1508 | 7d8406be | pbrook | BADF("Immediate Arbritration not implemented\n");
|
1509 | 7d8406be | pbrook | } |
1510 | 7d8406be | pbrook | if (val & LSI_SCNTL1_RST) {
|
1511 | 7d8406be | pbrook | s->sstat0 |= LSI_SSTAT0_RST; |
1512 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, LSI_SIST0_RST, 0);
|
1513 | 7d8406be | pbrook | } else {
|
1514 | 7d8406be | pbrook | s->sstat0 &= ~LSI_SSTAT0_RST; |
1515 | 7d8406be | pbrook | } |
1516 | 7d8406be | pbrook | break;
|
1517 | 7d8406be | pbrook | case 0x02: /* SCNTL2 */ |
1518 | 7d8406be | pbrook | val &= ~(LSI_SCNTL2_WSR | LSI_SCNTL2_WSS); |
1519 | 3d834c78 | ths | s->scntl2 = val; |
1520 | 7d8406be | pbrook | break;
|
1521 | 7d8406be | pbrook | case 0x03: /* SCNTL3 */ |
1522 | 7d8406be | pbrook | s->scntl3 = val; |
1523 | 7d8406be | pbrook | break;
|
1524 | 7d8406be | pbrook | case 0x04: /* SCID */ |
1525 | 7d8406be | pbrook | s->scid = val; |
1526 | 7d8406be | pbrook | break;
|
1527 | 7d8406be | pbrook | case 0x05: /* SXFER */ |
1528 | 7d8406be | pbrook | s->sxfer = val; |
1529 | 7d8406be | pbrook | break;
|
1530 | a917d384 | pbrook | case 0x06: /* SDID */ |
1531 | a917d384 | pbrook | if ((val & 0xf) != (s->ssid & 0xf)) |
1532 | a917d384 | pbrook | BADF("Destination ID does not match SSID\n");
|
1533 | a917d384 | pbrook | s->sdid = val & 0xf;
|
1534 | a917d384 | pbrook | break;
|
1535 | 7d8406be | pbrook | case 0x07: /* GPREG0 */ |
1536 | 7d8406be | pbrook | break;
|
1537 | a917d384 | pbrook | case 0x08: /* SFBR */ |
1538 | a917d384 | pbrook | /* The CPU is not allowed to write to this register. However the
|
1539 | a917d384 | pbrook | SCRIPTS register move instructions are. */
|
1540 | a917d384 | pbrook | s->sfbr = val; |
1541 | a917d384 | pbrook | break;
|
1542 | 9167a69a | balrog | case 0x0a: case 0x0b: |
1543 | 9167a69a | balrog | /* Openserver writes to these readonly registers on startup */
|
1544 | 9167a69a | balrog | return;
|
1545 | 7d8406be | pbrook | case 0x0c: case 0x0d: case 0x0e: case 0x0f: |
1546 | 7d8406be | pbrook | /* Linux writes to these readonly registers on startup. */
|
1547 | 7d8406be | pbrook | return;
|
1548 | 7d8406be | pbrook | CASE_SET_REG32(dsa, 0x10)
|
1549 | 7d8406be | pbrook | case 0x14: /* ISTAT0 */ |
1550 | 7d8406be | pbrook | s->istat0 = (s->istat0 & 0x0f) | (val & 0xf0); |
1551 | 7d8406be | pbrook | if (val & LSI_ISTAT0_ABRT) {
|
1552 | 7d8406be | pbrook | lsi_script_dma_interrupt(s, LSI_DSTAT_ABRT); |
1553 | 7d8406be | pbrook | } |
1554 | 7d8406be | pbrook | if (val & LSI_ISTAT0_INTF) {
|
1555 | 7d8406be | pbrook | s->istat0 &= ~LSI_ISTAT0_INTF; |
1556 | 7d8406be | pbrook | lsi_update_irq(s); |
1557 | 7d8406be | pbrook | } |
1558 | 4d611c9a | pbrook | if (s->waiting == 1 && val & LSI_ISTAT0_SIGP) { |
1559 | 7d8406be | pbrook | DPRINTF("Woken by SIGP\n");
|
1560 | 7d8406be | pbrook | s->waiting = 0;
|
1561 | 7d8406be | pbrook | s->dsp = s->dnad; |
1562 | 7d8406be | pbrook | lsi_execute_script(s); |
1563 | 7d8406be | pbrook | } |
1564 | 7d8406be | pbrook | if (val & LSI_ISTAT0_SRST) {
|
1565 | 7d8406be | pbrook | lsi_soft_reset(s); |
1566 | 7d8406be | pbrook | } |
1567 | 92d88ecb | ths | break;
|
1568 | 7d8406be | pbrook | case 0x16: /* MBOX0 */ |
1569 | 7d8406be | pbrook | s->mbox0 = val; |
1570 | 92d88ecb | ths | break;
|
1571 | 7d8406be | pbrook | case 0x17: /* MBOX1 */ |
1572 | 7d8406be | pbrook | s->mbox1 = val; |
1573 | 92d88ecb | ths | break;
|
1574 | 9167a69a | balrog | case 0x1a: /* CTEST2 */ |
1575 | 9167a69a | balrog | s->ctest2 = val & LSI_CTEST2_PCICIE; |
1576 | 9167a69a | balrog | break;
|
1577 | 7d8406be | pbrook | case 0x1b: /* CTEST3 */ |
1578 | 7d8406be | pbrook | s->ctest3 = val & 0x0f;
|
1579 | 7d8406be | pbrook | break;
|
1580 | 7d8406be | pbrook | CASE_SET_REG32(temp, 0x1c)
|
1581 | 7d8406be | pbrook | case 0x21: /* CTEST4 */ |
1582 | 7d8406be | pbrook | if (val & 7) { |
1583 | 7d8406be | pbrook | BADF("Unimplemented CTEST4-FBL 0x%x\n", val);
|
1584 | 7d8406be | pbrook | } |
1585 | 7d8406be | pbrook | s->ctest4 = val; |
1586 | 7d8406be | pbrook | break;
|
1587 | 7d8406be | pbrook | case 0x22: /* CTEST5 */ |
1588 | 7d8406be | pbrook | if (val & (LSI_CTEST5_ADCK | LSI_CTEST5_BBCK)) {
|
1589 | 7d8406be | pbrook | BADF("CTEST5 DMA increment not implemented\n");
|
1590 | 7d8406be | pbrook | } |
1591 | 7d8406be | pbrook | s->ctest5 = val; |
1592 | 7d8406be | pbrook | break;
|
1593 | 3d834c78 | ths | case 0x2c: /* DSP[0:7] */ |
1594 | 7d8406be | pbrook | s->dsp &= 0xffffff00;
|
1595 | 7d8406be | pbrook | s->dsp |= val; |
1596 | 7d8406be | pbrook | break;
|
1597 | 3d834c78 | ths | case 0x2d: /* DSP[8:15] */ |
1598 | 7d8406be | pbrook | s->dsp &= 0xffff00ff;
|
1599 | 7d8406be | pbrook | s->dsp |= val << 8;
|
1600 | 7d8406be | pbrook | break;
|
1601 | 3d834c78 | ths | case 0x2e: /* DSP[16:23] */ |
1602 | 7d8406be | pbrook | s->dsp &= 0xff00ffff;
|
1603 | 7d8406be | pbrook | s->dsp |= val << 16;
|
1604 | 7d8406be | pbrook | break;
|
1605 | 3d834c78 | ths | case 0x2f: /* DSP[24:31] */ |
1606 | 7d8406be | pbrook | s->dsp &= 0x00ffffff;
|
1607 | 7d8406be | pbrook | s->dsp |= val << 24;
|
1608 | 7d8406be | pbrook | if ((s->dmode & LSI_DMODE_MAN) == 0 |
1609 | 7d8406be | pbrook | && (s->istat1 & LSI_ISTAT1_SRUN) == 0)
|
1610 | 7d8406be | pbrook | lsi_execute_script(s); |
1611 | 7d8406be | pbrook | break;
|
1612 | 7d8406be | pbrook | CASE_SET_REG32(dsps, 0x30)
|
1613 | 7d8406be | pbrook | CASE_SET_REG32(scratch[0], 0x34) |
1614 | 7d8406be | pbrook | case 0x38: /* DMODE */ |
1615 | 7d8406be | pbrook | if (val & (LSI_DMODE_SIOM | LSI_DMODE_DIOM)) {
|
1616 | 7d8406be | pbrook | BADF("IO mappings not implemented\n");
|
1617 | 7d8406be | pbrook | } |
1618 | 7d8406be | pbrook | s->dmode = val; |
1619 | 7d8406be | pbrook | break;
|
1620 | 7d8406be | pbrook | case 0x39: /* DIEN */ |
1621 | 7d8406be | pbrook | s->dien = val; |
1622 | 7d8406be | pbrook | lsi_update_irq(s); |
1623 | 7d8406be | pbrook | break;
|
1624 | 7d8406be | pbrook | case 0x3b: /* DCNTL */ |
1625 | 7d8406be | pbrook | s->dcntl = val & ~(LSI_DCNTL_PFF | LSI_DCNTL_STD); |
1626 | 7d8406be | pbrook | if ((val & LSI_DCNTL_STD) && (s->istat1 & LSI_ISTAT1_SRUN) == 0) |
1627 | 7d8406be | pbrook | lsi_execute_script(s); |
1628 | 7d8406be | pbrook | break;
|
1629 | 7d8406be | pbrook | case 0x40: /* SIEN0 */ |
1630 | 7d8406be | pbrook | s->sien0 = val; |
1631 | 7d8406be | pbrook | lsi_update_irq(s); |
1632 | 7d8406be | pbrook | break;
|
1633 | 7d8406be | pbrook | case 0x41: /* SIEN1 */ |
1634 | 7d8406be | pbrook | s->sien1 = val; |
1635 | 7d8406be | pbrook | lsi_update_irq(s); |
1636 | 7d8406be | pbrook | break;
|
1637 | 7d8406be | pbrook | case 0x47: /* GPCNTL0 */ |
1638 | 7d8406be | pbrook | break;
|
1639 | 7d8406be | pbrook | case 0x48: /* STIME0 */ |
1640 | 7d8406be | pbrook | s->stime0 = val; |
1641 | 7d8406be | pbrook | break;
|
1642 | 7d8406be | pbrook | case 0x49: /* STIME1 */ |
1643 | 7d8406be | pbrook | if (val & 0xf) { |
1644 | 7d8406be | pbrook | DPRINTF("General purpose timer not implemented\n");
|
1645 | 7d8406be | pbrook | /* ??? Raising the interrupt immediately seems to be sufficient
|
1646 | 7d8406be | pbrook | to keep the FreeBSD driver happy. */
|
1647 | 7d8406be | pbrook | lsi_script_scsi_interrupt(s, 0, LSI_SIST1_GEN);
|
1648 | 7d8406be | pbrook | } |
1649 | 7d8406be | pbrook | break;
|
1650 | 7d8406be | pbrook | case 0x4a: /* RESPID0 */ |
1651 | 7d8406be | pbrook | s->respid0 = val; |
1652 | 7d8406be | pbrook | break;
|
1653 | 7d8406be | pbrook | case 0x4b: /* RESPID1 */ |
1654 | 7d8406be | pbrook | s->respid1 = val; |
1655 | 7d8406be | pbrook | break;
|
1656 | 7d8406be | pbrook | case 0x4d: /* STEST1 */ |
1657 | 7d8406be | pbrook | s->stest1 = val; |
1658 | 7d8406be | pbrook | break;
|
1659 | 7d8406be | pbrook | case 0x4e: /* STEST2 */ |
1660 | 7d8406be | pbrook | if (val & 1) { |
1661 | 7d8406be | pbrook | BADF("Low level mode not implemented\n");
|
1662 | 7d8406be | pbrook | } |
1663 | 7d8406be | pbrook | s->stest2 = val; |
1664 | 7d8406be | pbrook | break;
|
1665 | 7d8406be | pbrook | case 0x4f: /* STEST3 */ |
1666 | 7d8406be | pbrook | if (val & 0x41) { |
1667 | 7d8406be | pbrook | BADF("SCSI FIFO test mode not implemented\n");
|
1668 | 7d8406be | pbrook | } |
1669 | 7d8406be | pbrook | s->stest3 = val; |
1670 | 7d8406be | pbrook | break;
|
1671 | 7d8406be | pbrook | case 0x56: /* CCNTL0 */ |
1672 | 7d8406be | pbrook | s->ccntl0 = val; |
1673 | 7d8406be | pbrook | break;
|
1674 | 7d8406be | pbrook | case 0x57: /* CCNTL1 */ |
1675 | 7d8406be | pbrook | s->ccntl1 = val; |
1676 | 7d8406be | pbrook | break;
|
1677 | 7d8406be | pbrook | CASE_SET_REG32(mmrs, 0xa0)
|
1678 | 7d8406be | pbrook | CASE_SET_REG32(mmws, 0xa4)
|
1679 | 7d8406be | pbrook | CASE_SET_REG32(sfs, 0xa8)
|
1680 | 7d8406be | pbrook | CASE_SET_REG32(drs, 0xac)
|
1681 | 7d8406be | pbrook | CASE_SET_REG32(sbms, 0xb0)
|
1682 | ab57d967 | aliguori | CASE_SET_REG32(dbms, 0xb4)
|
1683 | 7d8406be | pbrook | CASE_SET_REG32(dnad64, 0xb8)
|
1684 | 7d8406be | pbrook | CASE_SET_REG32(pmjad1, 0xc0)
|
1685 | 7d8406be | pbrook | CASE_SET_REG32(pmjad2, 0xc4)
|
1686 | 7d8406be | pbrook | CASE_SET_REG32(rbc, 0xc8)
|
1687 | 7d8406be | pbrook | CASE_SET_REG32(ua, 0xcc)
|
1688 | 7d8406be | pbrook | CASE_SET_REG32(ia, 0xd4)
|
1689 | 7d8406be | pbrook | CASE_SET_REG32(sbc, 0xd8)
|
1690 | 7d8406be | pbrook | CASE_SET_REG32(csbc, 0xdc)
|
1691 | 7d8406be | pbrook | default:
|
1692 | 7d8406be | pbrook | if (offset >= 0x5c && offset < 0xa0) { |
1693 | 7d8406be | pbrook | int n;
|
1694 | 7d8406be | pbrook | int shift;
|
1695 | 7d8406be | pbrook | n = (offset - 0x58) >> 2; |
1696 | 7d8406be | pbrook | shift = (offset & 3) * 8; |
1697 | 7d8406be | pbrook | s->scratch[n] &= ~(0xff << shift);
|
1698 | 7d8406be | pbrook | s->scratch[n] |= (val & 0xff) << shift;
|
1699 | 7d8406be | pbrook | } else {
|
1700 | 7d8406be | pbrook | BADF("Unhandled writeb 0x%x = 0x%x\n", offset, val);
|
1701 | 7d8406be | pbrook | } |
1702 | 7d8406be | pbrook | } |
1703 | 7d8406be | pbrook | #undef CASE_SET_REG32
|
1704 | 7d8406be | pbrook | } |
1705 | 7d8406be | pbrook | |
1706 | 7d8406be | pbrook | static void lsi_mmio_writeb(void *opaque, target_phys_addr_t addr, uint32_t val) |
1707 | 7d8406be | pbrook | { |
1708 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1709 | 7d8406be | pbrook | |
1710 | 7d8406be | pbrook | lsi_reg_writeb(s, addr & 0xff, val);
|
1711 | 7d8406be | pbrook | } |
1712 | 7d8406be | pbrook | |
1713 | 7d8406be | pbrook | static void lsi_mmio_writew(void *opaque, target_phys_addr_t addr, uint32_t val) |
1714 | 7d8406be | pbrook | { |
1715 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1716 | 7d8406be | pbrook | |
1717 | 7d8406be | pbrook | addr &= 0xff;
|
1718 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1719 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1720 | 7d8406be | pbrook | } |
1721 | 7d8406be | pbrook | |
1722 | 7d8406be | pbrook | static void lsi_mmio_writel(void *opaque, target_phys_addr_t addr, uint32_t val) |
1723 | 7d8406be | pbrook | { |
1724 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1725 | 7d8406be | pbrook | |
1726 | 7d8406be | pbrook | addr &= 0xff;
|
1727 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1728 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1729 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 2, (val >> 16) & 0xff); |
1730 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 3, (val >> 24) & 0xff); |
1731 | 7d8406be | pbrook | } |
1732 | 7d8406be | pbrook | |
1733 | 7d8406be | pbrook | static uint32_t lsi_mmio_readb(void *opaque, target_phys_addr_t addr) |
1734 | 7d8406be | pbrook | { |
1735 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1736 | 7d8406be | pbrook | |
1737 | 7d8406be | pbrook | return lsi_reg_readb(s, addr & 0xff); |
1738 | 7d8406be | pbrook | } |
1739 | 7d8406be | pbrook | |
1740 | 7d8406be | pbrook | static uint32_t lsi_mmio_readw(void *opaque, target_phys_addr_t addr) |
1741 | 7d8406be | pbrook | { |
1742 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1743 | 7d8406be | pbrook | uint32_t val; |
1744 | 7d8406be | pbrook | |
1745 | 7d8406be | pbrook | addr &= 0xff;
|
1746 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1747 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1748 | 7d8406be | pbrook | return val;
|
1749 | 7d8406be | pbrook | } |
1750 | 7d8406be | pbrook | |
1751 | 7d8406be | pbrook | static uint32_t lsi_mmio_readl(void *opaque, target_phys_addr_t addr) |
1752 | 7d8406be | pbrook | { |
1753 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1754 | 7d8406be | pbrook | uint32_t val; |
1755 | 7d8406be | pbrook | addr &= 0xff;
|
1756 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1757 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1758 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 2) << 16; |
1759 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 3) << 24; |
1760 | 7d8406be | pbrook | return val;
|
1761 | 7d8406be | pbrook | } |
1762 | 7d8406be | pbrook | |
1763 | 7d8406be | pbrook | static CPUReadMemoryFunc *lsi_mmio_readfn[3] = { |
1764 | 7d8406be | pbrook | lsi_mmio_readb, |
1765 | 7d8406be | pbrook | lsi_mmio_readw, |
1766 | 7d8406be | pbrook | lsi_mmio_readl, |
1767 | 7d8406be | pbrook | }; |
1768 | 7d8406be | pbrook | |
1769 | 7d8406be | pbrook | static CPUWriteMemoryFunc *lsi_mmio_writefn[3] = { |
1770 | 7d8406be | pbrook | lsi_mmio_writeb, |
1771 | 7d8406be | pbrook | lsi_mmio_writew, |
1772 | 7d8406be | pbrook | lsi_mmio_writel, |
1773 | 7d8406be | pbrook | }; |
1774 | 7d8406be | pbrook | |
1775 | 7d8406be | pbrook | static void lsi_ram_writeb(void *opaque, target_phys_addr_t addr, uint32_t val) |
1776 | 7d8406be | pbrook | { |
1777 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1778 | 7d8406be | pbrook | uint32_t newval; |
1779 | 7d8406be | pbrook | int shift;
|
1780 | 7d8406be | pbrook | |
1781 | 7d8406be | pbrook | addr &= 0x1fff;
|
1782 | 7d8406be | pbrook | newval = s->script_ram[addr >> 2];
|
1783 | 7d8406be | pbrook | shift = (addr & 3) * 8; |
1784 | 7d8406be | pbrook | newval &= ~(0xff << shift);
|
1785 | 7d8406be | pbrook | newval |= val << shift; |
1786 | 7d8406be | pbrook | s->script_ram[addr >> 2] = newval;
|
1787 | 7d8406be | pbrook | } |
1788 | 7d8406be | pbrook | |
1789 | 7d8406be | pbrook | static void lsi_ram_writew(void *opaque, target_phys_addr_t addr, uint32_t val) |
1790 | 7d8406be | pbrook | { |
1791 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1792 | 7d8406be | pbrook | uint32_t newval; |
1793 | 7d8406be | pbrook | |
1794 | 7d8406be | pbrook | addr &= 0x1fff;
|
1795 | 7d8406be | pbrook | newval = s->script_ram[addr >> 2];
|
1796 | 7d8406be | pbrook | if (addr & 2) { |
1797 | 7d8406be | pbrook | newval = (newval & 0xffff) | (val << 16); |
1798 | 7d8406be | pbrook | } else {
|
1799 | 7d8406be | pbrook | newval = (newval & 0xffff0000) | val;
|
1800 | 7d8406be | pbrook | } |
1801 | 7d8406be | pbrook | s->script_ram[addr >> 2] = newval;
|
1802 | 7d8406be | pbrook | } |
1803 | 7d8406be | pbrook | |
1804 | 7d8406be | pbrook | |
1805 | 7d8406be | pbrook | static void lsi_ram_writel(void *opaque, target_phys_addr_t addr, uint32_t val) |
1806 | 7d8406be | pbrook | { |
1807 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1808 | 7d8406be | pbrook | |
1809 | 7d8406be | pbrook | addr &= 0x1fff;
|
1810 | 7d8406be | pbrook | s->script_ram[addr >> 2] = val;
|
1811 | 7d8406be | pbrook | } |
1812 | 7d8406be | pbrook | |
1813 | 7d8406be | pbrook | static uint32_t lsi_ram_readb(void *opaque, target_phys_addr_t addr) |
1814 | 7d8406be | pbrook | { |
1815 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1816 | 7d8406be | pbrook | uint32_t val; |
1817 | 7d8406be | pbrook | |
1818 | 7d8406be | pbrook | addr &= 0x1fff;
|
1819 | 7d8406be | pbrook | val = s->script_ram[addr >> 2];
|
1820 | 7d8406be | pbrook | val >>= (addr & 3) * 8; |
1821 | 7d8406be | pbrook | return val & 0xff; |
1822 | 7d8406be | pbrook | } |
1823 | 7d8406be | pbrook | |
1824 | 7d8406be | pbrook | static uint32_t lsi_ram_readw(void *opaque, target_phys_addr_t addr) |
1825 | 7d8406be | pbrook | { |
1826 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1827 | 7d8406be | pbrook | uint32_t val; |
1828 | 7d8406be | pbrook | |
1829 | 7d8406be | pbrook | addr &= 0x1fff;
|
1830 | 7d8406be | pbrook | val = s->script_ram[addr >> 2];
|
1831 | 7d8406be | pbrook | if (addr & 2) |
1832 | 7d8406be | pbrook | val >>= 16;
|
1833 | 7d8406be | pbrook | return le16_to_cpu(val);
|
1834 | 7d8406be | pbrook | } |
1835 | 7d8406be | pbrook | |
1836 | 7d8406be | pbrook | static uint32_t lsi_ram_readl(void *opaque, target_phys_addr_t addr) |
1837 | 7d8406be | pbrook | { |
1838 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1839 | 7d8406be | pbrook | |
1840 | 7d8406be | pbrook | addr &= 0x1fff;
|
1841 | 7d8406be | pbrook | return le32_to_cpu(s->script_ram[addr >> 2]); |
1842 | 7d8406be | pbrook | } |
1843 | 7d8406be | pbrook | |
1844 | 7d8406be | pbrook | static CPUReadMemoryFunc *lsi_ram_readfn[3] = { |
1845 | 7d8406be | pbrook | lsi_ram_readb, |
1846 | 7d8406be | pbrook | lsi_ram_readw, |
1847 | 7d8406be | pbrook | lsi_ram_readl, |
1848 | 7d8406be | pbrook | }; |
1849 | 7d8406be | pbrook | |
1850 | 7d8406be | pbrook | static CPUWriteMemoryFunc *lsi_ram_writefn[3] = { |
1851 | 7d8406be | pbrook | lsi_ram_writeb, |
1852 | 7d8406be | pbrook | lsi_ram_writew, |
1853 | 7d8406be | pbrook | lsi_ram_writel, |
1854 | 7d8406be | pbrook | }; |
1855 | 7d8406be | pbrook | |
1856 | 7d8406be | pbrook | static uint32_t lsi_io_readb(void *opaque, uint32_t addr) |
1857 | 7d8406be | pbrook | { |
1858 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1859 | 7d8406be | pbrook | return lsi_reg_readb(s, addr & 0xff); |
1860 | 7d8406be | pbrook | } |
1861 | 7d8406be | pbrook | |
1862 | 7d8406be | pbrook | static uint32_t lsi_io_readw(void *opaque, uint32_t addr) |
1863 | 7d8406be | pbrook | { |
1864 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1865 | 7d8406be | pbrook | uint32_t val; |
1866 | 7d8406be | pbrook | addr &= 0xff;
|
1867 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1868 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1869 | 7d8406be | pbrook | return val;
|
1870 | 7d8406be | pbrook | } |
1871 | 7d8406be | pbrook | |
1872 | 7d8406be | pbrook | static uint32_t lsi_io_readl(void *opaque, uint32_t addr) |
1873 | 7d8406be | pbrook | { |
1874 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1875 | 7d8406be | pbrook | uint32_t val; |
1876 | 7d8406be | pbrook | addr &= 0xff;
|
1877 | 7d8406be | pbrook | val = lsi_reg_readb(s, addr); |
1878 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 1) << 8; |
1879 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 2) << 16; |
1880 | 7d8406be | pbrook | val |= lsi_reg_readb(s, addr + 3) << 24; |
1881 | 7d8406be | pbrook | return val;
|
1882 | 7d8406be | pbrook | } |
1883 | 7d8406be | pbrook | |
1884 | 7d8406be | pbrook | static void lsi_io_writeb(void *opaque, uint32_t addr, uint32_t val) |
1885 | 7d8406be | pbrook | { |
1886 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1887 | 7d8406be | pbrook | lsi_reg_writeb(s, addr & 0xff, val);
|
1888 | 7d8406be | pbrook | } |
1889 | 7d8406be | pbrook | |
1890 | 7d8406be | pbrook | static void lsi_io_writew(void *opaque, uint32_t addr, uint32_t val) |
1891 | 7d8406be | pbrook | { |
1892 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1893 | 7d8406be | pbrook | addr &= 0xff;
|
1894 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1895 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1896 | 7d8406be | pbrook | } |
1897 | 7d8406be | pbrook | |
1898 | 7d8406be | pbrook | static void lsi_io_writel(void *opaque, uint32_t addr, uint32_t val) |
1899 | 7d8406be | pbrook | { |
1900 | 7d8406be | pbrook | LSIState *s = (LSIState *)opaque; |
1901 | 7d8406be | pbrook | addr &= 0xff;
|
1902 | 7d8406be | pbrook | lsi_reg_writeb(s, addr, val & 0xff);
|
1903 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 1, (val >> 8) & 0xff); |
1904 | 7d8406be | pbrook | lsi_reg_writeb(s, addr + 2, (val >> 16) & 0xff); |
1905 | dcfb9014 | ths | lsi_reg_writeb(s, addr + 3, (val >> 24) & 0xff); |
1906 | 7d8406be | pbrook | } |
1907 | 7d8406be | pbrook | |
1908 | 5fafdf24 | ths | static void lsi_io_mapfunc(PCIDevice *pci_dev, int region_num, |
1909 | 7d8406be | pbrook | uint32_t addr, uint32_t size, int type)
|
1910 | 7d8406be | pbrook | { |
1911 | 7d8406be | pbrook | LSIState *s = (LSIState *)pci_dev; |
1912 | 7d8406be | pbrook | |
1913 | 7d8406be | pbrook | DPRINTF("Mapping IO at %08x\n", addr);
|
1914 | 7d8406be | pbrook | |
1915 | 7d8406be | pbrook | register_ioport_write(addr, 256, 1, lsi_io_writeb, s); |
1916 | 7d8406be | pbrook | register_ioport_read(addr, 256, 1, lsi_io_readb, s); |
1917 | 7d8406be | pbrook | register_ioport_write(addr, 256, 2, lsi_io_writew, s); |
1918 | 7d8406be | pbrook | register_ioport_read(addr, 256, 2, lsi_io_readw, s); |
1919 | 7d8406be | pbrook | register_ioport_write(addr, 256, 4, lsi_io_writel, s); |
1920 | 7d8406be | pbrook | register_ioport_read(addr, 256, 4, lsi_io_readl, s); |
1921 | 7d8406be | pbrook | } |
1922 | 7d8406be | pbrook | |
1923 | 5fafdf24 | ths | static void lsi_ram_mapfunc(PCIDevice *pci_dev, int region_num, |
1924 | 7d8406be | pbrook | uint32_t addr, uint32_t size, int type)
|
1925 | 7d8406be | pbrook | { |
1926 | 7d8406be | pbrook | LSIState *s = (LSIState *)pci_dev; |
1927 | 7d8406be | pbrook | |
1928 | 7d8406be | pbrook | DPRINTF("Mapping ram at %08x\n", addr);
|
1929 | 7d8406be | pbrook | s->script_ram_base = addr; |
1930 | 7d8406be | pbrook | cpu_register_physical_memory(addr + 0, 0x2000, s->ram_io_addr); |
1931 | 7d8406be | pbrook | } |
1932 | 7d8406be | pbrook | |
1933 | 5fafdf24 | ths | static void lsi_mmio_mapfunc(PCIDevice *pci_dev, int region_num, |
1934 | 7d8406be | pbrook | uint32_t addr, uint32_t size, int type)
|
1935 | 7d8406be | pbrook | { |
1936 | 7d8406be | pbrook | LSIState *s = (LSIState *)pci_dev; |
1937 | 7d8406be | pbrook | |
1938 | 7d8406be | pbrook | DPRINTF("Mapping registers at %08x\n", addr);
|
1939 | 7d8406be | pbrook | cpu_register_physical_memory(addr + 0, 0x400, s->mmio_io_addr); |
1940 | 7d8406be | pbrook | } |
1941 | 7d8406be | pbrook | |
1942 | 9be5dafe | Paul Brook | void lsi_scsi_attach(DeviceState *host, BlockDriverState *bd, int id) |
1943 | 7d8406be | pbrook | { |
1944 | 9be5dafe | Paul Brook | LSIState *s = (LSIState *)host; |
1945 | 7d8406be | pbrook | |
1946 | 7d8406be | pbrook | if (id < 0) { |
1947 | 7d8406be | pbrook | for (id = 0; id < LSI_MAX_DEVS; id++) { |
1948 | 7d8406be | pbrook | if (s->scsi_dev[id] == NULL) |
1949 | 7d8406be | pbrook | break;
|
1950 | 7d8406be | pbrook | } |
1951 | 7d8406be | pbrook | } |
1952 | 7d8406be | pbrook | if (id >= LSI_MAX_DEVS) {
|
1953 | 7d8406be | pbrook | BADF("Bad Device ID %d\n", id);
|
1954 | 7d8406be | pbrook | return;
|
1955 | 7d8406be | pbrook | } |
1956 | 7d8406be | pbrook | if (s->scsi_dev[id]) {
|
1957 | 7d8406be | pbrook | DPRINTF("Destroying device %d\n", id);
|
1958 | 8ccc2ace | ths | s->scsi_dev[id]->destroy(s->scsi_dev[id]); |
1959 | 7d8406be | pbrook | } |
1960 | 7d8406be | pbrook | DPRINTF("Attaching block device %d\n", id);
|
1961 | 985a03b0 | ths | s->scsi_dev[id] = scsi_generic_init(bd, 1, lsi_command_complete, s);
|
1962 | 985a03b0 | ths | if (s->scsi_dev[id] == NULL) |
1963 | 985a03b0 | ths | s->scsi_dev[id] = scsi_disk_init(bd, 1, lsi_command_complete, s);
|
1964 | b0a7b120 | aliguori | bd->private = &s->pci_dev; |
1965 | 7d8406be | pbrook | } |
1966 | 7d8406be | pbrook | |
1967 | 4b09be85 | aliguori | static int lsi_scsi_uninit(PCIDevice *d) |
1968 | 4b09be85 | aliguori | { |
1969 | 4b09be85 | aliguori | LSIState *s = (LSIState *) d; |
1970 | 4b09be85 | aliguori | |
1971 | 4b09be85 | aliguori | cpu_unregister_io_memory(s->mmio_io_addr); |
1972 | 4b09be85 | aliguori | cpu_unregister_io_memory(s->ram_io_addr); |
1973 | 4b09be85 | aliguori | |
1974 | 4b09be85 | aliguori | qemu_free(s->queue); |
1975 | 4b09be85 | aliguori | |
1976 | 4b09be85 | aliguori | return 0; |
1977 | 4b09be85 | aliguori | } |
1978 | 4b09be85 | aliguori | |
1979 | 9be5dafe | Paul Brook | static void lsi_scsi_init(PCIDevice *dev) |
1980 | 7d8406be | pbrook | { |
1981 | 9be5dafe | Paul Brook | LSIState *s = (LSIState *)dev; |
1982 | deb54399 | aliguori | uint8_t *pci_conf; |
1983 | 7d8406be | pbrook | |
1984 | deb54399 | aliguori | pci_conf = s->pci_dev.config; |
1985 | deb54399 | aliguori | |
1986 | 9167a69a | balrog | /* PCI Vendor ID (word) */
|
1987 | deb54399 | aliguori | pci_config_set_vendor_id(pci_conf, PCI_VENDOR_ID_LSI_LOGIC); |
1988 | 9167a69a | balrog | /* PCI device ID (word) */
|
1989 | deb54399 | aliguori | pci_config_set_device_id(pci_conf, PCI_DEVICE_ID_LSI_53C895A); |
1990 | 9167a69a | balrog | /* PCI base class code */
|
1991 | 173a543b | blueswir1 | pci_config_set_class(pci_conf, PCI_CLASS_STORAGE_SCSI); |
1992 | 9167a69a | balrog | /* PCI subsystem ID */
|
1993 | deb54399 | aliguori | pci_conf[0x2e] = 0x00; |
1994 | deb54399 | aliguori | pci_conf[0x2f] = 0x10; |
1995 | 9167a69a | balrog | /* PCI latency timer = 255 */
|
1996 | deb54399 | aliguori | pci_conf[0x0d] = 0xff; |
1997 | 9167a69a | balrog | /* Interrupt pin 1 */
|
1998 | deb54399 | aliguori | pci_conf[0x3d] = 0x01; |
1999 | 7d8406be | pbrook | |
2000 | 7d8406be | pbrook | s->mmio_io_addr = cpu_register_io_memory(0, lsi_mmio_readfn,
|
2001 | 7d8406be | pbrook | lsi_mmio_writefn, s); |
2002 | 7d8406be | pbrook | s->ram_io_addr = cpu_register_io_memory(0, lsi_ram_readfn,
|
2003 | 7d8406be | pbrook | lsi_ram_writefn, s); |
2004 | 7d8406be | pbrook | |
2005 | 7d8406be | pbrook | pci_register_io_region((struct PCIDevice *)s, 0, 256, |
2006 | 7d8406be | pbrook | PCI_ADDRESS_SPACE_IO, lsi_io_mapfunc); |
2007 | 7d8406be | pbrook | pci_register_io_region((struct PCIDevice *)s, 1, 0x400, |
2008 | 7d8406be | pbrook | PCI_ADDRESS_SPACE_MEM, lsi_mmio_mapfunc); |
2009 | 7d8406be | pbrook | pci_register_io_region((struct PCIDevice *)s, 2, 0x2000, |
2010 | 7d8406be | pbrook | PCI_ADDRESS_SPACE_MEM, lsi_ram_mapfunc); |
2011 | a917d384 | pbrook | s->queue = qemu_malloc(sizeof(lsi_queue));
|
2012 | a917d384 | pbrook | s->queue_len = 1;
|
2013 | a917d384 | pbrook | s->active_commands = 0;
|
2014 | 4b09be85 | aliguori | s->pci_dev.unregister = lsi_scsi_uninit; |
2015 | 7d8406be | pbrook | |
2016 | 7d8406be | pbrook | lsi_soft_reset(s); |
2017 | 7d8406be | pbrook | |
2018 | 9be5dafe | Paul Brook | scsi_bus_new(&dev->qdev, lsi_scsi_attach); |
2019 | 7d8406be | pbrook | } |
2020 | 9be5dafe | Paul Brook | |
2021 | 9be5dafe | Paul Brook | static void lsi53c895a_register_devices(void) |
2022 | 9be5dafe | Paul Brook | { |
2023 | 9be5dafe | Paul Brook | pci_qdev_register("lsi53c895a", sizeof(LSIState), lsi_scsi_init); |
2024 | 9be5dafe | Paul Brook | } |
2025 | 9be5dafe | Paul Brook | |
2026 | 9be5dafe | Paul Brook | device_init(lsi53c895a_register_devices); |