root / hw / arm / strongarm.c @ 4e002105
History | View | Annotate | Download (42.7 kB)
1 |
/*
|
---|---|
2 |
* StrongARM SA-1100/SA-1110 emulation
|
3 |
*
|
4 |
* Copyright (C) 2011 Dmitry Eremin-Solenikov
|
5 |
*
|
6 |
* Largely based on StrongARM emulation:
|
7 |
* Copyright (c) 2006 Openedhand Ltd.
|
8 |
* Written by Andrzej Zaborowski <balrog@zabor.org>
|
9 |
*
|
10 |
* UART code based on QEMU 16550A UART emulation
|
11 |
* Copyright (c) 2003-2004 Fabrice Bellard
|
12 |
* Copyright (c) 2008 Citrix Systems, Inc.
|
13 |
*
|
14 |
* This program is free software; you can redistribute it and/or modify
|
15 |
* it under the terms of the GNU General Public License version 2 as
|
16 |
* published by the Free Software Foundation.
|
17 |
*
|
18 |
* This program is distributed in the hope that it will be useful,
|
19 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
20 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
21 |
* GNU General Public License for more details.
|
22 |
*
|
23 |
* You should have received a copy of the GNU General Public License along
|
24 |
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
25 |
*
|
26 |
* Contributions after 2012-01-13 are licensed under the terms of the
|
27 |
* GNU GPL, version 2 or (at your option) any later version.
|
28 |
*/
|
29 |
#include "hw/sysbus.h" |
30 |
#include "strongarm.h" |
31 |
#include "qemu/error-report.h" |
32 |
#include "hw/arm/arm.h" |
33 |
#include "sysemu/char.h" |
34 |
#include "sysemu/sysemu.h" |
35 |
#include "hw/ssi.h" |
36 |
|
37 |
//#define DEBUG
|
38 |
|
39 |
/*
|
40 |
TODO
|
41 |
- Implement cp15, c14 ?
|
42 |
- Implement cp15, c15 !!! (idle used in L)
|
43 |
- Implement idle mode handling/DIM
|
44 |
- Implement sleep mode/Wake sources
|
45 |
- Implement reset control
|
46 |
- Implement memory control regs
|
47 |
- PCMCIA handling
|
48 |
- Maybe support MBGNT/MBREQ
|
49 |
- DMA channels
|
50 |
- GPCLK
|
51 |
- IrDA
|
52 |
- MCP
|
53 |
- Enhance UART with modem signals
|
54 |
*/
|
55 |
|
56 |
#ifdef DEBUG
|
57 |
# define DPRINTF(format, ...) printf(format , ## __VA_ARGS__) |
58 |
#else
|
59 |
# define DPRINTF(format, ...) do { } while (0) |
60 |
#endif
|
61 |
|
62 |
static struct { |
63 |
hwaddr io_base; |
64 |
int irq;
|
65 |
} sa_serial[] = { |
66 |
{ 0x80010000, SA_PIC_UART1 },
|
67 |
{ 0x80030000, SA_PIC_UART2 },
|
68 |
{ 0x80050000, SA_PIC_UART3 },
|
69 |
{ 0, 0 } |
70 |
}; |
71 |
|
72 |
/* Interrupt Controller */
|
73 |
|
74 |
#define TYPE_STRONGARM_PIC "strongarm_pic" |
75 |
#define STRONGARM_PIC(obj) \
|
76 |
OBJECT_CHECK(StrongARMPICState, (obj), TYPE_STRONGARM_PIC) |
77 |
|
78 |
typedef struct StrongARMPICState { |
79 |
SysBusDevice parent_obj; |
80 |
|
81 |
MemoryRegion iomem; |
82 |
qemu_irq irq; |
83 |
qemu_irq fiq; |
84 |
|
85 |
uint32_t pending; |
86 |
uint32_t enabled; |
87 |
uint32_t is_fiq; |
88 |
uint32_t int_idle; |
89 |
} StrongARMPICState; |
90 |
|
91 |
#define ICIP 0x00 |
92 |
#define ICMR 0x04 |
93 |
#define ICLR 0x08 |
94 |
#define ICFP 0x10 |
95 |
#define ICPR 0x20 |
96 |
#define ICCR 0x0c |
97 |
|
98 |
#define SA_PIC_SRCS 32 |
99 |
|
100 |
|
101 |
static void strongarm_pic_update(void *opaque) |
102 |
{ |
103 |
StrongARMPICState *s = opaque; |
104 |
|
105 |
/* FIXME: reflect DIM */
|
106 |
qemu_set_irq(s->fiq, s->pending & s->enabled & s->is_fiq); |
107 |
qemu_set_irq(s->irq, s->pending & s->enabled & ~s->is_fiq); |
108 |
} |
109 |
|
110 |
static void strongarm_pic_set_irq(void *opaque, int irq, int level) |
111 |
{ |
112 |
StrongARMPICState *s = opaque; |
113 |
|
114 |
if (level) {
|
115 |
s->pending |= 1 << irq;
|
116 |
} else {
|
117 |
s->pending &= ~(1 << irq);
|
118 |
} |
119 |
|
120 |
strongarm_pic_update(s); |
121 |
} |
122 |
|
123 |
static uint64_t strongarm_pic_mem_read(void *opaque, hwaddr offset, |
124 |
unsigned size)
|
125 |
{ |
126 |
StrongARMPICState *s = opaque; |
127 |
|
128 |
switch (offset) {
|
129 |
case ICIP:
|
130 |
return s->pending & ~s->is_fiq & s->enabled;
|
131 |
case ICMR:
|
132 |
return s->enabled;
|
133 |
case ICLR:
|
134 |
return s->is_fiq;
|
135 |
case ICCR:
|
136 |
return s->int_idle == 0; |
137 |
case ICFP:
|
138 |
return s->pending & s->is_fiq & s->enabled;
|
139 |
case ICPR:
|
140 |
return s->pending;
|
141 |
default:
|
142 |
printf("%s: Bad register offset 0x" TARGET_FMT_plx "\n", |
143 |
__func__, offset); |
144 |
return 0; |
145 |
} |
146 |
} |
147 |
|
148 |
static void strongarm_pic_mem_write(void *opaque, hwaddr offset, |
149 |
uint64_t value, unsigned size)
|
150 |
{ |
151 |
StrongARMPICState *s = opaque; |
152 |
|
153 |
switch (offset) {
|
154 |
case ICMR:
|
155 |
s->enabled = value; |
156 |
break;
|
157 |
case ICLR:
|
158 |
s->is_fiq = value; |
159 |
break;
|
160 |
case ICCR:
|
161 |
s->int_idle = (value & 1) ? 0 : ~0; |
162 |
break;
|
163 |
default:
|
164 |
printf("%s: Bad register offset 0x" TARGET_FMT_plx "\n", |
165 |
__func__, offset); |
166 |
break;
|
167 |
} |
168 |
strongarm_pic_update(s); |
169 |
} |
170 |
|
171 |
static const MemoryRegionOps strongarm_pic_ops = { |
172 |
.read = strongarm_pic_mem_read, |
173 |
.write = strongarm_pic_mem_write, |
174 |
.endianness = DEVICE_NATIVE_ENDIAN, |
175 |
}; |
176 |
|
177 |
static int strongarm_pic_initfn(SysBusDevice *sbd) |
178 |
{ |
179 |
DeviceState *dev = DEVICE(sbd); |
180 |
StrongARMPICState *s = STRONGARM_PIC(dev); |
181 |
|
182 |
qdev_init_gpio_in(dev, strongarm_pic_set_irq, SA_PIC_SRCS); |
183 |
memory_region_init_io(&s->iomem, OBJECT(s), &strongarm_pic_ops, s, |
184 |
"pic", 0x1000); |
185 |
sysbus_init_mmio(sbd, &s->iomem); |
186 |
sysbus_init_irq(sbd, &s->irq); |
187 |
sysbus_init_irq(sbd, &s->fiq); |
188 |
|
189 |
return 0; |
190 |
} |
191 |
|
192 |
static int strongarm_pic_post_load(void *opaque, int version_id) |
193 |
{ |
194 |
strongarm_pic_update(opaque); |
195 |
return 0; |
196 |
} |
197 |
|
198 |
static VMStateDescription vmstate_strongarm_pic_regs = {
|
199 |
.name = "strongarm_pic",
|
200 |
.version_id = 0,
|
201 |
.minimum_version_id = 0,
|
202 |
.minimum_version_id_old = 0,
|
203 |
.post_load = strongarm_pic_post_load, |
204 |
.fields = (VMStateField[]) { |
205 |
VMSTATE_UINT32(pending, StrongARMPICState), |
206 |
VMSTATE_UINT32(enabled, StrongARMPICState), |
207 |
VMSTATE_UINT32(is_fiq, StrongARMPICState), |
208 |
VMSTATE_UINT32(int_idle, StrongARMPICState), |
209 |
VMSTATE_END_OF_LIST(), |
210 |
}, |
211 |
}; |
212 |
|
213 |
static void strongarm_pic_class_init(ObjectClass *klass, void *data) |
214 |
{ |
215 |
DeviceClass *dc = DEVICE_CLASS(klass); |
216 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
217 |
|
218 |
k->init = strongarm_pic_initfn; |
219 |
dc->desc = "StrongARM PIC";
|
220 |
dc->vmsd = &vmstate_strongarm_pic_regs; |
221 |
} |
222 |
|
223 |
static const TypeInfo strongarm_pic_info = { |
224 |
.name = TYPE_STRONGARM_PIC, |
225 |
.parent = TYPE_SYS_BUS_DEVICE, |
226 |
.instance_size = sizeof(StrongARMPICState),
|
227 |
.class_init = strongarm_pic_class_init, |
228 |
}; |
229 |
|
230 |
/* Real-Time Clock */
|
231 |
#define RTAR 0x00 /* RTC Alarm register */ |
232 |
#define RCNR 0x04 /* RTC Counter register */ |
233 |
#define RTTR 0x08 /* RTC Timer Trim register */ |
234 |
#define RTSR 0x10 /* RTC Status register */ |
235 |
|
236 |
#define RTSR_AL (1 << 0) /* RTC Alarm detected */ |
237 |
#define RTSR_HZ (1 << 1) /* RTC 1Hz detected */ |
238 |
#define RTSR_ALE (1 << 2) /* RTC Alarm enable */ |
239 |
#define RTSR_HZE (1 << 3) /* RTC 1Hz enable */ |
240 |
|
241 |
/* 16 LSB of RTTR are clockdiv for internal trim logic,
|
242 |
* trim delete isn't emulated, so
|
243 |
* f = 32 768 / (RTTR_trim + 1) */
|
244 |
|
245 |
#define TYPE_STRONGARM_RTC "strongarm-rtc" |
246 |
#define STRONGARM_RTC(obj) \
|
247 |
OBJECT_CHECK(StrongARMRTCState, (obj), TYPE_STRONGARM_RTC) |
248 |
|
249 |
typedef struct StrongARMRTCState { |
250 |
SysBusDevice parent_obj; |
251 |
|
252 |
MemoryRegion iomem; |
253 |
uint32_t rttr; |
254 |
uint32_t rtsr; |
255 |
uint32_t rtar; |
256 |
uint32_t last_rcnr; |
257 |
int64_t last_hz; |
258 |
QEMUTimer *rtc_alarm; |
259 |
QEMUTimer *rtc_hz; |
260 |
qemu_irq rtc_irq; |
261 |
qemu_irq rtc_hz_irq; |
262 |
} StrongARMRTCState; |
263 |
|
264 |
static inline void strongarm_rtc_int_update(StrongARMRTCState *s) |
265 |
{ |
266 |
qemu_set_irq(s->rtc_irq, s->rtsr & RTSR_AL); |
267 |
qemu_set_irq(s->rtc_hz_irq, s->rtsr & RTSR_HZ); |
268 |
} |
269 |
|
270 |
static void strongarm_rtc_hzupdate(StrongARMRTCState *s) |
271 |
{ |
272 |
int64_t rt = qemu_get_clock_ms(rtc_clock); |
273 |
s->last_rcnr += ((rt - s->last_hz) << 15) /
|
274 |
(1000 * ((s->rttr & 0xffff) + 1)); |
275 |
s->last_hz = rt; |
276 |
} |
277 |
|
278 |
static inline void strongarm_rtc_timer_update(StrongARMRTCState *s) |
279 |
{ |
280 |
if ((s->rtsr & RTSR_HZE) && !(s->rtsr & RTSR_HZ)) {
|
281 |
qemu_mod_timer(s->rtc_hz, s->last_hz + 1000);
|
282 |
} else {
|
283 |
qemu_del_timer(s->rtc_hz); |
284 |
} |
285 |
|
286 |
if ((s->rtsr & RTSR_ALE) && !(s->rtsr & RTSR_AL)) {
|
287 |
qemu_mod_timer(s->rtc_alarm, s->last_hz + |
288 |
(((s->rtar - s->last_rcnr) * 1000 *
|
289 |
((s->rttr & 0xffff) + 1)) >> 15)); |
290 |
} else {
|
291 |
qemu_del_timer(s->rtc_alarm); |
292 |
} |
293 |
} |
294 |
|
295 |
static inline void strongarm_rtc_alarm_tick(void *opaque) |
296 |
{ |
297 |
StrongARMRTCState *s = opaque; |
298 |
s->rtsr |= RTSR_AL; |
299 |
strongarm_rtc_timer_update(s); |
300 |
strongarm_rtc_int_update(s); |
301 |
} |
302 |
|
303 |
static inline void strongarm_rtc_hz_tick(void *opaque) |
304 |
{ |
305 |
StrongARMRTCState *s = opaque; |
306 |
s->rtsr |= RTSR_HZ; |
307 |
strongarm_rtc_timer_update(s); |
308 |
strongarm_rtc_int_update(s); |
309 |
} |
310 |
|
311 |
static uint64_t strongarm_rtc_read(void *opaque, hwaddr addr, |
312 |
unsigned size)
|
313 |
{ |
314 |
StrongARMRTCState *s = opaque; |
315 |
|
316 |
switch (addr) {
|
317 |
case RTTR:
|
318 |
return s->rttr;
|
319 |
case RTSR:
|
320 |
return s->rtsr;
|
321 |
case RTAR:
|
322 |
return s->rtar;
|
323 |
case RCNR:
|
324 |
return s->last_rcnr +
|
325 |
((qemu_get_clock_ms(rtc_clock) - s->last_hz) << 15) /
|
326 |
(1000 * ((s->rttr & 0xffff) + 1)); |
327 |
default:
|
328 |
printf("%s: Bad register 0x" TARGET_FMT_plx "\n", __func__, addr); |
329 |
return 0; |
330 |
} |
331 |
} |
332 |
|
333 |
static void strongarm_rtc_write(void *opaque, hwaddr addr, |
334 |
uint64_t value, unsigned size)
|
335 |
{ |
336 |
StrongARMRTCState *s = opaque; |
337 |
uint32_t old_rtsr; |
338 |
|
339 |
switch (addr) {
|
340 |
case RTTR:
|
341 |
strongarm_rtc_hzupdate(s); |
342 |
s->rttr = value; |
343 |
strongarm_rtc_timer_update(s); |
344 |
break;
|
345 |
|
346 |
case RTSR:
|
347 |
old_rtsr = s->rtsr; |
348 |
s->rtsr = (value & (RTSR_ALE | RTSR_HZE)) | |
349 |
(s->rtsr & ~(value & (RTSR_AL | RTSR_HZ))); |
350 |
|
351 |
if (s->rtsr != old_rtsr) {
|
352 |
strongarm_rtc_timer_update(s); |
353 |
} |
354 |
|
355 |
strongarm_rtc_int_update(s); |
356 |
break;
|
357 |
|
358 |
case RTAR:
|
359 |
s->rtar = value; |
360 |
strongarm_rtc_timer_update(s); |
361 |
break;
|
362 |
|
363 |
case RCNR:
|
364 |
strongarm_rtc_hzupdate(s); |
365 |
s->last_rcnr = value; |
366 |
strongarm_rtc_timer_update(s); |
367 |
break;
|
368 |
|
369 |
default:
|
370 |
printf("%s: Bad register 0x" TARGET_FMT_plx "\n", __func__, addr); |
371 |
} |
372 |
} |
373 |
|
374 |
static const MemoryRegionOps strongarm_rtc_ops = { |
375 |
.read = strongarm_rtc_read, |
376 |
.write = strongarm_rtc_write, |
377 |
.endianness = DEVICE_NATIVE_ENDIAN, |
378 |
}; |
379 |
|
380 |
static int strongarm_rtc_init(SysBusDevice *dev) |
381 |
{ |
382 |
StrongARMRTCState *s = STRONGARM_RTC(dev); |
383 |
struct tm tm;
|
384 |
|
385 |
s->rttr = 0x0;
|
386 |
s->rtsr = 0;
|
387 |
|
388 |
qemu_get_timedate(&tm, 0);
|
389 |
|
390 |
s->last_rcnr = (uint32_t) mktimegm(&tm); |
391 |
s->last_hz = qemu_get_clock_ms(rtc_clock); |
392 |
|
393 |
s->rtc_alarm = qemu_new_timer_ms(rtc_clock, strongarm_rtc_alarm_tick, s); |
394 |
s->rtc_hz = qemu_new_timer_ms(rtc_clock, strongarm_rtc_hz_tick, s); |
395 |
|
396 |
sysbus_init_irq(dev, &s->rtc_irq); |
397 |
sysbus_init_irq(dev, &s->rtc_hz_irq); |
398 |
|
399 |
memory_region_init_io(&s->iomem, OBJECT(s), &strongarm_rtc_ops, s, |
400 |
"rtc", 0x10000); |
401 |
sysbus_init_mmio(dev, &s->iomem); |
402 |
|
403 |
return 0; |
404 |
} |
405 |
|
406 |
static void strongarm_rtc_pre_save(void *opaque) |
407 |
{ |
408 |
StrongARMRTCState *s = opaque; |
409 |
|
410 |
strongarm_rtc_hzupdate(s); |
411 |
} |
412 |
|
413 |
static int strongarm_rtc_post_load(void *opaque, int version_id) |
414 |
{ |
415 |
StrongARMRTCState *s = opaque; |
416 |
|
417 |
strongarm_rtc_timer_update(s); |
418 |
strongarm_rtc_int_update(s); |
419 |
|
420 |
return 0; |
421 |
} |
422 |
|
423 |
static const VMStateDescription vmstate_strongarm_rtc_regs = { |
424 |
.name = "strongarm-rtc",
|
425 |
.version_id = 0,
|
426 |
.minimum_version_id = 0,
|
427 |
.minimum_version_id_old = 0,
|
428 |
.pre_save = strongarm_rtc_pre_save, |
429 |
.post_load = strongarm_rtc_post_load, |
430 |
.fields = (VMStateField[]) { |
431 |
VMSTATE_UINT32(rttr, StrongARMRTCState), |
432 |
VMSTATE_UINT32(rtsr, StrongARMRTCState), |
433 |
VMSTATE_UINT32(rtar, StrongARMRTCState), |
434 |
VMSTATE_UINT32(last_rcnr, StrongARMRTCState), |
435 |
VMSTATE_INT64(last_hz, StrongARMRTCState), |
436 |
VMSTATE_END_OF_LIST(), |
437 |
}, |
438 |
}; |
439 |
|
440 |
static void strongarm_rtc_sysbus_class_init(ObjectClass *klass, void *data) |
441 |
{ |
442 |
DeviceClass *dc = DEVICE_CLASS(klass); |
443 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
444 |
|
445 |
k->init = strongarm_rtc_init; |
446 |
dc->desc = "StrongARM RTC Controller";
|
447 |
dc->vmsd = &vmstate_strongarm_rtc_regs; |
448 |
} |
449 |
|
450 |
static const TypeInfo strongarm_rtc_sysbus_info = { |
451 |
.name = TYPE_STRONGARM_RTC, |
452 |
.parent = TYPE_SYS_BUS_DEVICE, |
453 |
.instance_size = sizeof(StrongARMRTCState),
|
454 |
.class_init = strongarm_rtc_sysbus_class_init, |
455 |
}; |
456 |
|
457 |
/* GPIO */
|
458 |
#define GPLR 0x00 |
459 |
#define GPDR 0x04 |
460 |
#define GPSR 0x08 |
461 |
#define GPCR 0x0c |
462 |
#define GRER 0x10 |
463 |
#define GFER 0x14 |
464 |
#define GEDR 0x18 |
465 |
#define GAFR 0x1c |
466 |
|
467 |
typedef struct StrongARMGPIOInfo StrongARMGPIOInfo; |
468 |
struct StrongARMGPIOInfo {
|
469 |
SysBusDevice busdev; |
470 |
MemoryRegion iomem; |
471 |
qemu_irq handler[28];
|
472 |
qemu_irq irqs[11];
|
473 |
qemu_irq irqX; |
474 |
|
475 |
uint32_t ilevel; |
476 |
uint32_t olevel; |
477 |
uint32_t dir; |
478 |
uint32_t rising; |
479 |
uint32_t falling; |
480 |
uint32_t status; |
481 |
uint32_t gpsr; |
482 |
uint32_t gafr; |
483 |
|
484 |
uint32_t prev_level; |
485 |
}; |
486 |
|
487 |
|
488 |
static void strongarm_gpio_irq_update(StrongARMGPIOInfo *s) |
489 |
{ |
490 |
int i;
|
491 |
for (i = 0; i < 11; i++) { |
492 |
qemu_set_irq(s->irqs[i], s->status & (1 << i));
|
493 |
} |
494 |
|
495 |
qemu_set_irq(s->irqX, (s->status & ~0x7ff));
|
496 |
} |
497 |
|
498 |
static void strongarm_gpio_set(void *opaque, int line, int level) |
499 |
{ |
500 |
StrongARMGPIOInfo *s = opaque; |
501 |
uint32_t mask; |
502 |
|
503 |
mask = 1 << line;
|
504 |
|
505 |
if (level) {
|
506 |
s->status |= s->rising & mask & |
507 |
~s->ilevel & ~s->dir; |
508 |
s->ilevel |= mask; |
509 |
} else {
|
510 |
s->status |= s->falling & mask & |
511 |
s->ilevel & ~s->dir; |
512 |
s->ilevel &= ~mask; |
513 |
} |
514 |
|
515 |
if (s->status & mask) {
|
516 |
strongarm_gpio_irq_update(s); |
517 |
} |
518 |
} |
519 |
|
520 |
static void strongarm_gpio_handler_update(StrongARMGPIOInfo *s) |
521 |
{ |
522 |
uint32_t level, diff; |
523 |
int bit;
|
524 |
|
525 |
level = s->olevel & s->dir; |
526 |
|
527 |
for (diff = s->prev_level ^ level; diff; diff ^= 1 << bit) { |
528 |
bit = ffs(diff) - 1;
|
529 |
qemu_set_irq(s->handler[bit], (level >> bit) & 1);
|
530 |
} |
531 |
|
532 |
s->prev_level = level; |
533 |
} |
534 |
|
535 |
static uint64_t strongarm_gpio_read(void *opaque, hwaddr offset, |
536 |
unsigned size)
|
537 |
{ |
538 |
StrongARMGPIOInfo *s = opaque; |
539 |
|
540 |
switch (offset) {
|
541 |
case GPDR: /* GPIO Pin-Direction registers */ |
542 |
return s->dir;
|
543 |
|
544 |
case GPSR: /* GPIO Pin-Output Set registers */ |
545 |
DPRINTF("%s: Read from a write-only register 0x" TARGET_FMT_plx "\n", |
546 |
__func__, offset); |
547 |
return s->gpsr; /* Return last written value. */ |
548 |
|
549 |
case GPCR: /* GPIO Pin-Output Clear registers */ |
550 |
DPRINTF("%s: Read from a write-only register 0x" TARGET_FMT_plx "\n", |
551 |
__func__, offset); |
552 |
return 31337; /* Specified as unpredictable in the docs. */ |
553 |
|
554 |
case GRER: /* GPIO Rising-Edge Detect Enable registers */ |
555 |
return s->rising;
|
556 |
|
557 |
case GFER: /* GPIO Falling-Edge Detect Enable registers */ |
558 |
return s->falling;
|
559 |
|
560 |
case GAFR: /* GPIO Alternate Function registers */ |
561 |
return s->gafr;
|
562 |
|
563 |
case GPLR: /* GPIO Pin-Level registers */ |
564 |
return (s->olevel & s->dir) |
|
565 |
(s->ilevel & ~s->dir); |
566 |
|
567 |
case GEDR: /* GPIO Edge Detect Status registers */ |
568 |
return s->status;
|
569 |
|
570 |
default:
|
571 |
printf("%s: Bad offset 0x" TARGET_FMT_plx "\n", __func__, offset); |
572 |
} |
573 |
|
574 |
return 0; |
575 |
} |
576 |
|
577 |
static void strongarm_gpio_write(void *opaque, hwaddr offset, |
578 |
uint64_t value, unsigned size)
|
579 |
{ |
580 |
StrongARMGPIOInfo *s = opaque; |
581 |
|
582 |
switch (offset) {
|
583 |
case GPDR: /* GPIO Pin-Direction registers */ |
584 |
s->dir = value; |
585 |
strongarm_gpio_handler_update(s); |
586 |
break;
|
587 |
|
588 |
case GPSR: /* GPIO Pin-Output Set registers */ |
589 |
s->olevel |= value; |
590 |
strongarm_gpio_handler_update(s); |
591 |
s->gpsr = value; |
592 |
break;
|
593 |
|
594 |
case GPCR: /* GPIO Pin-Output Clear registers */ |
595 |
s->olevel &= ~value; |
596 |
strongarm_gpio_handler_update(s); |
597 |
break;
|
598 |
|
599 |
case GRER: /* GPIO Rising-Edge Detect Enable registers */ |
600 |
s->rising = value; |
601 |
break;
|
602 |
|
603 |
case GFER: /* GPIO Falling-Edge Detect Enable registers */ |
604 |
s->falling = value; |
605 |
break;
|
606 |
|
607 |
case GAFR: /* GPIO Alternate Function registers */ |
608 |
s->gafr = value; |
609 |
break;
|
610 |
|
611 |
case GEDR: /* GPIO Edge Detect Status registers */ |
612 |
s->status &= ~value; |
613 |
strongarm_gpio_irq_update(s); |
614 |
break;
|
615 |
|
616 |
default:
|
617 |
printf("%s: Bad offset 0x" TARGET_FMT_plx "\n", __func__, offset); |
618 |
} |
619 |
} |
620 |
|
621 |
static const MemoryRegionOps strongarm_gpio_ops = { |
622 |
.read = strongarm_gpio_read, |
623 |
.write = strongarm_gpio_write, |
624 |
.endianness = DEVICE_NATIVE_ENDIAN, |
625 |
}; |
626 |
|
627 |
static DeviceState *strongarm_gpio_init(hwaddr base,
|
628 |
DeviceState *pic) |
629 |
{ |
630 |
DeviceState *dev; |
631 |
int i;
|
632 |
|
633 |
dev = qdev_create(NULL, "strongarm-gpio"); |
634 |
qdev_init_nofail(dev); |
635 |
|
636 |
sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, base);
|
637 |
for (i = 0; i < 12; i++) |
638 |
sysbus_connect_irq(SYS_BUS_DEVICE(dev), i, |
639 |
qdev_get_gpio_in(pic, SA_PIC_GPIO0_EDGE + i)); |
640 |
|
641 |
return dev;
|
642 |
} |
643 |
|
644 |
static int strongarm_gpio_initfn(SysBusDevice *dev) |
645 |
{ |
646 |
StrongARMGPIOInfo *s; |
647 |
int i;
|
648 |
|
649 |
s = FROM_SYSBUS(StrongARMGPIOInfo, dev); |
650 |
|
651 |
qdev_init_gpio_in(&dev->qdev, strongarm_gpio_set, 28);
|
652 |
qdev_init_gpio_out(&dev->qdev, s->handler, 28);
|
653 |
|
654 |
memory_region_init_io(&s->iomem, OBJECT(s), &strongarm_gpio_ops, s, |
655 |
"gpio", 0x1000); |
656 |
|
657 |
sysbus_init_mmio(dev, &s->iomem); |
658 |
for (i = 0; i < 11; i++) { |
659 |
sysbus_init_irq(dev, &s->irqs[i]); |
660 |
} |
661 |
sysbus_init_irq(dev, &s->irqX); |
662 |
|
663 |
return 0; |
664 |
} |
665 |
|
666 |
static const VMStateDescription vmstate_strongarm_gpio_regs = { |
667 |
.name = "strongarm-gpio",
|
668 |
.version_id = 0,
|
669 |
.minimum_version_id = 0,
|
670 |
.minimum_version_id_old = 0,
|
671 |
.fields = (VMStateField[]) { |
672 |
VMSTATE_UINT32(ilevel, StrongARMGPIOInfo), |
673 |
VMSTATE_UINT32(olevel, StrongARMGPIOInfo), |
674 |
VMSTATE_UINT32(dir, StrongARMGPIOInfo), |
675 |
VMSTATE_UINT32(rising, StrongARMGPIOInfo), |
676 |
VMSTATE_UINT32(falling, StrongARMGPIOInfo), |
677 |
VMSTATE_UINT32(status, StrongARMGPIOInfo), |
678 |
VMSTATE_UINT32(gafr, StrongARMGPIOInfo), |
679 |
VMSTATE_END_OF_LIST(), |
680 |
}, |
681 |
}; |
682 |
|
683 |
static void strongarm_gpio_class_init(ObjectClass *klass, void *data) |
684 |
{ |
685 |
DeviceClass *dc = DEVICE_CLASS(klass); |
686 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
687 |
|
688 |
k->init = strongarm_gpio_initfn; |
689 |
dc->desc = "StrongARM GPIO controller";
|
690 |
} |
691 |
|
692 |
static const TypeInfo strongarm_gpio_info = { |
693 |
.name = "strongarm-gpio",
|
694 |
.parent = TYPE_SYS_BUS_DEVICE, |
695 |
.instance_size = sizeof(StrongARMGPIOInfo),
|
696 |
.class_init = strongarm_gpio_class_init, |
697 |
}; |
698 |
|
699 |
/* Peripheral Pin Controller */
|
700 |
#define PPDR 0x00 |
701 |
#define PPSR 0x04 |
702 |
#define PPAR 0x08 |
703 |
#define PSDR 0x0c |
704 |
#define PPFR 0x10 |
705 |
|
706 |
typedef struct StrongARMPPCInfo StrongARMPPCInfo; |
707 |
struct StrongARMPPCInfo {
|
708 |
SysBusDevice busdev; |
709 |
MemoryRegion iomem; |
710 |
qemu_irq handler[28];
|
711 |
|
712 |
uint32_t ilevel; |
713 |
uint32_t olevel; |
714 |
uint32_t dir; |
715 |
uint32_t ppar; |
716 |
uint32_t psdr; |
717 |
uint32_t ppfr; |
718 |
|
719 |
uint32_t prev_level; |
720 |
}; |
721 |
|
722 |
static void strongarm_ppc_set(void *opaque, int line, int level) |
723 |
{ |
724 |
StrongARMPPCInfo *s = opaque; |
725 |
|
726 |
if (level) {
|
727 |
s->ilevel |= 1 << line;
|
728 |
} else {
|
729 |
s->ilevel &= ~(1 << line);
|
730 |
} |
731 |
} |
732 |
|
733 |
static void strongarm_ppc_handler_update(StrongARMPPCInfo *s) |
734 |
{ |
735 |
uint32_t level, diff; |
736 |
int bit;
|
737 |
|
738 |
level = s->olevel & s->dir; |
739 |
|
740 |
for (diff = s->prev_level ^ level; diff; diff ^= 1 << bit) { |
741 |
bit = ffs(diff) - 1;
|
742 |
qemu_set_irq(s->handler[bit], (level >> bit) & 1);
|
743 |
} |
744 |
|
745 |
s->prev_level = level; |
746 |
} |
747 |
|
748 |
static uint64_t strongarm_ppc_read(void *opaque, hwaddr offset, |
749 |
unsigned size)
|
750 |
{ |
751 |
StrongARMPPCInfo *s = opaque; |
752 |
|
753 |
switch (offset) {
|
754 |
case PPDR: /* PPC Pin Direction registers */ |
755 |
return s->dir | ~0x3fffff; |
756 |
|
757 |
case PPSR: /* PPC Pin State registers */ |
758 |
return (s->olevel & s->dir) |
|
759 |
(s->ilevel & ~s->dir) | |
760 |
~0x3fffff;
|
761 |
|
762 |
case PPAR:
|
763 |
return s->ppar | ~0x41000; |
764 |
|
765 |
case PSDR:
|
766 |
return s->psdr;
|
767 |
|
768 |
case PPFR:
|
769 |
return s->ppfr | ~0x7f001; |
770 |
|
771 |
default:
|
772 |
printf("%s: Bad offset 0x" TARGET_FMT_plx "\n", __func__, offset); |
773 |
} |
774 |
|
775 |
return 0; |
776 |
} |
777 |
|
778 |
static void strongarm_ppc_write(void *opaque, hwaddr offset, |
779 |
uint64_t value, unsigned size)
|
780 |
{ |
781 |
StrongARMPPCInfo *s = opaque; |
782 |
|
783 |
switch (offset) {
|
784 |
case PPDR: /* PPC Pin Direction registers */ |
785 |
s->dir = value & 0x3fffff;
|
786 |
strongarm_ppc_handler_update(s); |
787 |
break;
|
788 |
|
789 |
case PPSR: /* PPC Pin State registers */ |
790 |
s->olevel = value & s->dir & 0x3fffff;
|
791 |
strongarm_ppc_handler_update(s); |
792 |
break;
|
793 |
|
794 |
case PPAR:
|
795 |
s->ppar = value & 0x41000;
|
796 |
break;
|
797 |
|
798 |
case PSDR:
|
799 |
s->psdr = value & 0x3fffff;
|
800 |
break;
|
801 |
|
802 |
case PPFR:
|
803 |
s->ppfr = value & 0x7f001;
|
804 |
break;
|
805 |
|
806 |
default:
|
807 |
printf("%s: Bad offset 0x" TARGET_FMT_plx "\n", __func__, offset); |
808 |
} |
809 |
} |
810 |
|
811 |
static const MemoryRegionOps strongarm_ppc_ops = { |
812 |
.read = strongarm_ppc_read, |
813 |
.write = strongarm_ppc_write, |
814 |
.endianness = DEVICE_NATIVE_ENDIAN, |
815 |
}; |
816 |
|
817 |
static int strongarm_ppc_init(SysBusDevice *dev) |
818 |
{ |
819 |
StrongARMPPCInfo *s; |
820 |
|
821 |
s = FROM_SYSBUS(StrongARMPPCInfo, dev); |
822 |
|
823 |
qdev_init_gpio_in(&dev->qdev, strongarm_ppc_set, 22);
|
824 |
qdev_init_gpio_out(&dev->qdev, s->handler, 22);
|
825 |
|
826 |
memory_region_init_io(&s->iomem, OBJECT(s), &strongarm_ppc_ops, s, |
827 |
"ppc", 0x1000); |
828 |
|
829 |
sysbus_init_mmio(dev, &s->iomem); |
830 |
|
831 |
return 0; |
832 |
} |
833 |
|
834 |
static const VMStateDescription vmstate_strongarm_ppc_regs = { |
835 |
.name = "strongarm-ppc",
|
836 |
.version_id = 0,
|
837 |
.minimum_version_id = 0,
|
838 |
.minimum_version_id_old = 0,
|
839 |
.fields = (VMStateField[]) { |
840 |
VMSTATE_UINT32(ilevel, StrongARMPPCInfo), |
841 |
VMSTATE_UINT32(olevel, StrongARMPPCInfo), |
842 |
VMSTATE_UINT32(dir, StrongARMPPCInfo), |
843 |
VMSTATE_UINT32(ppar, StrongARMPPCInfo), |
844 |
VMSTATE_UINT32(psdr, StrongARMPPCInfo), |
845 |
VMSTATE_UINT32(ppfr, StrongARMPPCInfo), |
846 |
VMSTATE_END_OF_LIST(), |
847 |
}, |
848 |
}; |
849 |
|
850 |
static void strongarm_ppc_class_init(ObjectClass *klass, void *data) |
851 |
{ |
852 |
DeviceClass *dc = DEVICE_CLASS(klass); |
853 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
854 |
|
855 |
k->init = strongarm_ppc_init; |
856 |
dc->desc = "StrongARM PPC controller";
|
857 |
} |
858 |
|
859 |
static const TypeInfo strongarm_ppc_info = { |
860 |
.name = "strongarm-ppc",
|
861 |
.parent = TYPE_SYS_BUS_DEVICE, |
862 |
.instance_size = sizeof(StrongARMPPCInfo),
|
863 |
.class_init = strongarm_ppc_class_init, |
864 |
}; |
865 |
|
866 |
/* UART Ports */
|
867 |
#define UTCR0 0x00 |
868 |
#define UTCR1 0x04 |
869 |
#define UTCR2 0x08 |
870 |
#define UTCR3 0x0c |
871 |
#define UTDR 0x14 |
872 |
#define UTSR0 0x1c |
873 |
#define UTSR1 0x20 |
874 |
|
875 |
#define UTCR0_PE (1 << 0) /* Parity enable */ |
876 |
#define UTCR0_OES (1 << 1) /* Even parity */ |
877 |
#define UTCR0_SBS (1 << 2) /* 2 stop bits */ |
878 |
#define UTCR0_DSS (1 << 3) /* 8-bit data */ |
879 |
|
880 |
#define UTCR3_RXE (1 << 0) /* Rx enable */ |
881 |
#define UTCR3_TXE (1 << 1) /* Tx enable */ |
882 |
#define UTCR3_BRK (1 << 2) /* Force Break */ |
883 |
#define UTCR3_RIE (1 << 3) /* Rx int enable */ |
884 |
#define UTCR3_TIE (1 << 4) /* Tx int enable */ |
885 |
#define UTCR3_LBM (1 << 5) /* Loopback */ |
886 |
|
887 |
#define UTSR0_TFS (1 << 0) /* Tx FIFO nearly empty */ |
888 |
#define UTSR0_RFS (1 << 1) /* Rx FIFO nearly full */ |
889 |
#define UTSR0_RID (1 << 2) /* Receiver Idle */ |
890 |
#define UTSR0_RBB (1 << 3) /* Receiver begin break */ |
891 |
#define UTSR0_REB (1 << 4) /* Receiver end break */ |
892 |
#define UTSR0_EIF (1 << 5) /* Error in FIFO */ |
893 |
|
894 |
#define UTSR1_RNE (1 << 1) /* Receive FIFO not empty */ |
895 |
#define UTSR1_TNF (1 << 2) /* Transmit FIFO not full */ |
896 |
#define UTSR1_PRE (1 << 3) /* Parity error */ |
897 |
#define UTSR1_FRE (1 << 4) /* Frame error */ |
898 |
#define UTSR1_ROR (1 << 5) /* Receive Over Run */ |
899 |
|
900 |
#define RX_FIFO_PRE (1 << 8) |
901 |
#define RX_FIFO_FRE (1 << 9) |
902 |
#define RX_FIFO_ROR (1 << 10) |
903 |
|
904 |
typedef struct { |
905 |
SysBusDevice busdev; |
906 |
MemoryRegion iomem; |
907 |
CharDriverState *chr; |
908 |
qemu_irq irq; |
909 |
|
910 |
uint8_t utcr0; |
911 |
uint16_t brd; |
912 |
uint8_t utcr3; |
913 |
uint8_t utsr0; |
914 |
uint8_t utsr1; |
915 |
|
916 |
uint8_t tx_fifo[8];
|
917 |
uint8_t tx_start; |
918 |
uint8_t tx_len; |
919 |
uint16_t rx_fifo[12]; /* value + error flags in high bits */ |
920 |
uint8_t rx_start; |
921 |
uint8_t rx_len; |
922 |
|
923 |
uint64_t char_transmit_time; /* time to transmit a char in ticks*/
|
924 |
bool wait_break_end;
|
925 |
QEMUTimer *rx_timeout_timer; |
926 |
QEMUTimer *tx_timer; |
927 |
} StrongARMUARTState; |
928 |
|
929 |
static void strongarm_uart_update_status(StrongARMUARTState *s) |
930 |
{ |
931 |
uint16_t utsr1 = 0;
|
932 |
|
933 |
if (s->tx_len != 8) { |
934 |
utsr1 |= UTSR1_TNF; |
935 |
} |
936 |
|
937 |
if (s->rx_len != 0) { |
938 |
uint16_t ent = s->rx_fifo[s->rx_start]; |
939 |
|
940 |
utsr1 |= UTSR1_RNE; |
941 |
if (ent & RX_FIFO_PRE) {
|
942 |
s->utsr1 |= UTSR1_PRE; |
943 |
} |
944 |
if (ent & RX_FIFO_FRE) {
|
945 |
s->utsr1 |= UTSR1_FRE; |
946 |
} |
947 |
if (ent & RX_FIFO_ROR) {
|
948 |
s->utsr1 |= UTSR1_ROR; |
949 |
} |
950 |
} |
951 |
|
952 |
s->utsr1 = utsr1; |
953 |
} |
954 |
|
955 |
static void strongarm_uart_update_int_status(StrongARMUARTState *s) |
956 |
{ |
957 |
uint16_t utsr0 = s->utsr0 & |
958 |
(UTSR0_REB | UTSR0_RBB | UTSR0_RID); |
959 |
int i;
|
960 |
|
961 |
if ((s->utcr3 & UTCR3_TXE) &&
|
962 |
(s->utcr3 & UTCR3_TIE) && |
963 |
s->tx_len <= 4) {
|
964 |
utsr0 |= UTSR0_TFS; |
965 |
} |
966 |
|
967 |
if ((s->utcr3 & UTCR3_RXE) &&
|
968 |
(s->utcr3 & UTCR3_RIE) && |
969 |
s->rx_len > 4) {
|
970 |
utsr0 |= UTSR0_RFS; |
971 |
} |
972 |
|
973 |
for (i = 0; i < s->rx_len && i < 4; i++) |
974 |
if (s->rx_fifo[(s->rx_start + i) % 12] & ~0xff) { |
975 |
utsr0 |= UTSR0_EIF; |
976 |
break;
|
977 |
} |
978 |
|
979 |
s->utsr0 = utsr0; |
980 |
qemu_set_irq(s->irq, utsr0); |
981 |
} |
982 |
|
983 |
static void strongarm_uart_update_parameters(StrongARMUARTState *s) |
984 |
{ |
985 |
int speed, parity, data_bits, stop_bits, frame_size;
|
986 |
QEMUSerialSetParams ssp; |
987 |
|
988 |
/* Start bit. */
|
989 |
frame_size = 1;
|
990 |
if (s->utcr0 & UTCR0_PE) {
|
991 |
/* Parity bit. */
|
992 |
frame_size++; |
993 |
if (s->utcr0 & UTCR0_OES) {
|
994 |
parity = 'E';
|
995 |
} else {
|
996 |
parity = 'O';
|
997 |
} |
998 |
} else {
|
999 |
parity = 'N';
|
1000 |
} |
1001 |
if (s->utcr0 & UTCR0_SBS) {
|
1002 |
stop_bits = 2;
|
1003 |
} else {
|
1004 |
stop_bits = 1;
|
1005 |
} |
1006 |
|
1007 |
data_bits = (s->utcr0 & UTCR0_DSS) ? 8 : 7; |
1008 |
frame_size += data_bits + stop_bits; |
1009 |
speed = 3686400 / 16 / (s->brd + 1); |
1010 |
ssp.speed = speed; |
1011 |
ssp.parity = parity; |
1012 |
ssp.data_bits = data_bits; |
1013 |
ssp.stop_bits = stop_bits; |
1014 |
s->char_transmit_time = (get_ticks_per_sec() / speed) * frame_size; |
1015 |
if (s->chr) {
|
1016 |
qemu_chr_fe_ioctl(s->chr, CHR_IOCTL_SERIAL_SET_PARAMS, &ssp); |
1017 |
} |
1018 |
|
1019 |
DPRINTF(stderr, "%s speed=%d parity=%c data=%d stop=%d\n", s->chr->label,
|
1020 |
speed, parity, data_bits, stop_bits); |
1021 |
} |
1022 |
|
1023 |
static void strongarm_uart_rx_to(void *opaque) |
1024 |
{ |
1025 |
StrongARMUARTState *s = opaque; |
1026 |
|
1027 |
if (s->rx_len) {
|
1028 |
s->utsr0 |= UTSR0_RID; |
1029 |
strongarm_uart_update_int_status(s); |
1030 |
} |
1031 |
} |
1032 |
|
1033 |
static void strongarm_uart_rx_push(StrongARMUARTState *s, uint16_t c) |
1034 |
{ |
1035 |
if ((s->utcr3 & UTCR3_RXE) == 0) { |
1036 |
/* rx disabled */
|
1037 |
return;
|
1038 |
} |
1039 |
|
1040 |
if (s->wait_break_end) {
|
1041 |
s->utsr0 |= UTSR0_REB; |
1042 |
s->wait_break_end = false;
|
1043 |
} |
1044 |
|
1045 |
if (s->rx_len < 12) { |
1046 |
s->rx_fifo[(s->rx_start + s->rx_len) % 12] = c;
|
1047 |
s->rx_len++; |
1048 |
} else
|
1049 |
s->rx_fifo[(s->rx_start + 11) % 12] |= RX_FIFO_ROR; |
1050 |
} |
1051 |
|
1052 |
static int strongarm_uart_can_receive(void *opaque) |
1053 |
{ |
1054 |
StrongARMUARTState *s = opaque; |
1055 |
|
1056 |
if (s->rx_len == 12) { |
1057 |
return 0; |
1058 |
} |
1059 |
/* It's best not to get more than 2/3 of RX FIFO, so advertise that much */
|
1060 |
if (s->rx_len < 8) { |
1061 |
return 8 - s->rx_len; |
1062 |
} |
1063 |
return 1; |
1064 |
} |
1065 |
|
1066 |
static void strongarm_uart_receive(void *opaque, const uint8_t *buf, int size) |
1067 |
{ |
1068 |
StrongARMUARTState *s = opaque; |
1069 |
int i;
|
1070 |
|
1071 |
for (i = 0; i < size; i++) { |
1072 |
strongarm_uart_rx_push(s, buf[i]); |
1073 |
} |
1074 |
|
1075 |
/* call the timeout receive callback in 3 char transmit time */
|
1076 |
qemu_mod_timer(s->rx_timeout_timer, |
1077 |
qemu_get_clock_ns(vm_clock) + s->char_transmit_time * 3);
|
1078 |
|
1079 |
strongarm_uart_update_status(s); |
1080 |
strongarm_uart_update_int_status(s); |
1081 |
} |
1082 |
|
1083 |
static void strongarm_uart_event(void *opaque, int event) |
1084 |
{ |
1085 |
StrongARMUARTState *s = opaque; |
1086 |
if (event == CHR_EVENT_BREAK) {
|
1087 |
s->utsr0 |= UTSR0_RBB; |
1088 |
strongarm_uart_rx_push(s, RX_FIFO_FRE); |
1089 |
s->wait_break_end = true;
|
1090 |
strongarm_uart_update_status(s); |
1091 |
strongarm_uart_update_int_status(s); |
1092 |
} |
1093 |
} |
1094 |
|
1095 |
static void strongarm_uart_tx(void *opaque) |
1096 |
{ |
1097 |
StrongARMUARTState *s = opaque; |
1098 |
uint64_t new_xmit_ts = qemu_get_clock_ns(vm_clock); |
1099 |
|
1100 |
if (s->utcr3 & UTCR3_LBM) /* loopback */ { |
1101 |
strongarm_uart_receive(s, &s->tx_fifo[s->tx_start], 1);
|
1102 |
} else if (s->chr) { |
1103 |
qemu_chr_fe_write(s->chr, &s->tx_fifo[s->tx_start], 1);
|
1104 |
} |
1105 |
|
1106 |
s->tx_start = (s->tx_start + 1) % 8; |
1107 |
s->tx_len--; |
1108 |
if (s->tx_len) {
|
1109 |
qemu_mod_timer(s->tx_timer, new_xmit_ts + s->char_transmit_time); |
1110 |
} |
1111 |
strongarm_uart_update_status(s); |
1112 |
strongarm_uart_update_int_status(s); |
1113 |
} |
1114 |
|
1115 |
static uint64_t strongarm_uart_read(void *opaque, hwaddr addr, |
1116 |
unsigned size)
|
1117 |
{ |
1118 |
StrongARMUARTState *s = opaque; |
1119 |
uint16_t ret; |
1120 |
|
1121 |
switch (addr) {
|
1122 |
case UTCR0:
|
1123 |
return s->utcr0;
|
1124 |
|
1125 |
case UTCR1:
|
1126 |
return s->brd >> 8; |
1127 |
|
1128 |
case UTCR2:
|
1129 |
return s->brd & 0xff; |
1130 |
|
1131 |
case UTCR3:
|
1132 |
return s->utcr3;
|
1133 |
|
1134 |
case UTDR:
|
1135 |
if (s->rx_len != 0) { |
1136 |
ret = s->rx_fifo[s->rx_start]; |
1137 |
s->rx_start = (s->rx_start + 1) % 12; |
1138 |
s->rx_len--; |
1139 |
strongarm_uart_update_status(s); |
1140 |
strongarm_uart_update_int_status(s); |
1141 |
return ret;
|
1142 |
} |
1143 |
return 0; |
1144 |
|
1145 |
case UTSR0:
|
1146 |
return s->utsr0;
|
1147 |
|
1148 |
case UTSR1:
|
1149 |
return s->utsr1;
|
1150 |
|
1151 |
default:
|
1152 |
printf("%s: Bad register 0x" TARGET_FMT_plx "\n", __func__, addr); |
1153 |
return 0; |
1154 |
} |
1155 |
} |
1156 |
|
1157 |
static void strongarm_uart_write(void *opaque, hwaddr addr, |
1158 |
uint64_t value, unsigned size)
|
1159 |
{ |
1160 |
StrongARMUARTState *s = opaque; |
1161 |
|
1162 |
switch (addr) {
|
1163 |
case UTCR0:
|
1164 |
s->utcr0 = value & 0x7f;
|
1165 |
strongarm_uart_update_parameters(s); |
1166 |
break;
|
1167 |
|
1168 |
case UTCR1:
|
1169 |
s->brd = (s->brd & 0xff) | ((value & 0xf) << 8); |
1170 |
strongarm_uart_update_parameters(s); |
1171 |
break;
|
1172 |
|
1173 |
case UTCR2:
|
1174 |
s->brd = (s->brd & 0xf00) | (value & 0xff); |
1175 |
strongarm_uart_update_parameters(s); |
1176 |
break;
|
1177 |
|
1178 |
case UTCR3:
|
1179 |
s->utcr3 = value & 0x3f;
|
1180 |
if ((s->utcr3 & UTCR3_RXE) == 0) { |
1181 |
s->rx_len = 0;
|
1182 |
} |
1183 |
if ((s->utcr3 & UTCR3_TXE) == 0) { |
1184 |
s->tx_len = 0;
|
1185 |
} |
1186 |
strongarm_uart_update_status(s); |
1187 |
strongarm_uart_update_int_status(s); |
1188 |
break;
|
1189 |
|
1190 |
case UTDR:
|
1191 |
if ((s->utcr3 & UTCR3_TXE) && s->tx_len != 8) { |
1192 |
s->tx_fifo[(s->tx_start + s->tx_len) % 8] = value;
|
1193 |
s->tx_len++; |
1194 |
strongarm_uart_update_status(s); |
1195 |
strongarm_uart_update_int_status(s); |
1196 |
if (s->tx_len == 1) { |
1197 |
strongarm_uart_tx(s); |
1198 |
} |
1199 |
} |
1200 |
break;
|
1201 |
|
1202 |
case UTSR0:
|
1203 |
s->utsr0 = s->utsr0 & ~(value & |
1204 |
(UTSR0_REB | UTSR0_RBB | UTSR0_RID)); |
1205 |
strongarm_uart_update_int_status(s); |
1206 |
break;
|
1207 |
|
1208 |
default:
|
1209 |
printf("%s: Bad register 0x" TARGET_FMT_plx "\n", __func__, addr); |
1210 |
} |
1211 |
} |
1212 |
|
1213 |
static const MemoryRegionOps strongarm_uart_ops = { |
1214 |
.read = strongarm_uart_read, |
1215 |
.write = strongarm_uart_write, |
1216 |
.endianness = DEVICE_NATIVE_ENDIAN, |
1217 |
}; |
1218 |
|
1219 |
static int strongarm_uart_init(SysBusDevice *dev) |
1220 |
{ |
1221 |
StrongARMUARTState *s = FROM_SYSBUS(StrongARMUARTState, dev); |
1222 |
|
1223 |
memory_region_init_io(&s->iomem, OBJECT(s), &strongarm_uart_ops, s, |
1224 |
"uart", 0x10000); |
1225 |
sysbus_init_mmio(dev, &s->iomem); |
1226 |
sysbus_init_irq(dev, &s->irq); |
1227 |
|
1228 |
s->rx_timeout_timer = qemu_new_timer_ns(vm_clock, strongarm_uart_rx_to, s); |
1229 |
s->tx_timer = qemu_new_timer_ns(vm_clock, strongarm_uart_tx, s); |
1230 |
|
1231 |
if (s->chr) {
|
1232 |
qemu_chr_add_handlers(s->chr, |
1233 |
strongarm_uart_can_receive, |
1234 |
strongarm_uart_receive, |
1235 |
strongarm_uart_event, |
1236 |
s); |
1237 |
} |
1238 |
|
1239 |
return 0; |
1240 |
} |
1241 |
|
1242 |
static void strongarm_uart_reset(DeviceState *dev) |
1243 |
{ |
1244 |
StrongARMUARTState *s = DO_UPCAST(StrongARMUARTState, busdev.qdev, dev); |
1245 |
|
1246 |
s->utcr0 = UTCR0_DSS; /* 8 data, no parity */
|
1247 |
s->brd = 23; /* 9600 */ |
1248 |
/* enable send & recv - this actually violates spec */
|
1249 |
s->utcr3 = UTCR3_TXE | UTCR3_RXE; |
1250 |
|
1251 |
s->rx_len = s->tx_len = 0;
|
1252 |
|
1253 |
strongarm_uart_update_parameters(s); |
1254 |
strongarm_uart_update_status(s); |
1255 |
strongarm_uart_update_int_status(s); |
1256 |
} |
1257 |
|
1258 |
static int strongarm_uart_post_load(void *opaque, int version_id) |
1259 |
{ |
1260 |
StrongARMUARTState *s = opaque; |
1261 |
|
1262 |
strongarm_uart_update_parameters(s); |
1263 |
strongarm_uart_update_status(s); |
1264 |
strongarm_uart_update_int_status(s); |
1265 |
|
1266 |
/* tx and restart timer */
|
1267 |
if (s->tx_len) {
|
1268 |
strongarm_uart_tx(s); |
1269 |
} |
1270 |
|
1271 |
/* restart rx timeout timer */
|
1272 |
if (s->rx_len) {
|
1273 |
qemu_mod_timer(s->rx_timeout_timer, |
1274 |
qemu_get_clock_ns(vm_clock) + s->char_transmit_time * 3);
|
1275 |
} |
1276 |
|
1277 |
return 0; |
1278 |
} |
1279 |
|
1280 |
static const VMStateDescription vmstate_strongarm_uart_regs = { |
1281 |
.name = "strongarm-uart",
|
1282 |
.version_id = 0,
|
1283 |
.minimum_version_id = 0,
|
1284 |
.minimum_version_id_old = 0,
|
1285 |
.post_load = strongarm_uart_post_load, |
1286 |
.fields = (VMStateField[]) { |
1287 |
VMSTATE_UINT8(utcr0, StrongARMUARTState), |
1288 |
VMSTATE_UINT16(brd, StrongARMUARTState), |
1289 |
VMSTATE_UINT8(utcr3, StrongARMUARTState), |
1290 |
VMSTATE_UINT8(utsr0, StrongARMUARTState), |
1291 |
VMSTATE_UINT8_ARRAY(tx_fifo, StrongARMUARTState, 8),
|
1292 |
VMSTATE_UINT8(tx_start, StrongARMUARTState), |
1293 |
VMSTATE_UINT8(tx_len, StrongARMUARTState), |
1294 |
VMSTATE_UINT16_ARRAY(rx_fifo, StrongARMUARTState, 12),
|
1295 |
VMSTATE_UINT8(rx_start, StrongARMUARTState), |
1296 |
VMSTATE_UINT8(rx_len, StrongARMUARTState), |
1297 |
VMSTATE_BOOL(wait_break_end, StrongARMUARTState), |
1298 |
VMSTATE_END_OF_LIST(), |
1299 |
}, |
1300 |
}; |
1301 |
|
1302 |
static Property strongarm_uart_properties[] = {
|
1303 |
DEFINE_PROP_CHR("chardev", StrongARMUARTState, chr),
|
1304 |
DEFINE_PROP_END_OF_LIST(), |
1305 |
}; |
1306 |
|
1307 |
static void strongarm_uart_class_init(ObjectClass *klass, void *data) |
1308 |
{ |
1309 |
DeviceClass *dc = DEVICE_CLASS(klass); |
1310 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
1311 |
|
1312 |
k->init = strongarm_uart_init; |
1313 |
dc->desc = "StrongARM UART controller";
|
1314 |
dc->reset = strongarm_uart_reset; |
1315 |
dc->vmsd = &vmstate_strongarm_uart_regs; |
1316 |
dc->props = strongarm_uart_properties; |
1317 |
} |
1318 |
|
1319 |
static const TypeInfo strongarm_uart_info = { |
1320 |
.name = "strongarm-uart",
|
1321 |
.parent = TYPE_SYS_BUS_DEVICE, |
1322 |
.instance_size = sizeof(StrongARMUARTState),
|
1323 |
.class_init = strongarm_uart_class_init, |
1324 |
}; |
1325 |
|
1326 |
/* Synchronous Serial Ports */
|
1327 |
typedef struct { |
1328 |
SysBusDevice busdev; |
1329 |
MemoryRegion iomem; |
1330 |
qemu_irq irq; |
1331 |
SSIBus *bus; |
1332 |
|
1333 |
uint16_t sscr[2];
|
1334 |
uint16_t sssr; |
1335 |
|
1336 |
uint16_t rx_fifo[8];
|
1337 |
uint8_t rx_level; |
1338 |
uint8_t rx_start; |
1339 |
} StrongARMSSPState; |
1340 |
|
1341 |
#define SSCR0 0x60 /* SSP Control register 0 */ |
1342 |
#define SSCR1 0x64 /* SSP Control register 1 */ |
1343 |
#define SSDR 0x6c /* SSP Data register */ |
1344 |
#define SSSR 0x74 /* SSP Status register */ |
1345 |
|
1346 |
/* Bitfields for above registers */
|
1347 |
#define SSCR0_SPI(x) (((x) & 0x30) == 0x00) |
1348 |
#define SSCR0_SSP(x) (((x) & 0x30) == 0x10) |
1349 |
#define SSCR0_UWIRE(x) (((x) & 0x30) == 0x20) |
1350 |
#define SSCR0_PSP(x) (((x) & 0x30) == 0x30) |
1351 |
#define SSCR0_SSE (1 << 7) |
1352 |
#define SSCR0_DSS(x) (((x) & 0xf) + 1) |
1353 |
#define SSCR1_RIE (1 << 0) |
1354 |
#define SSCR1_TIE (1 << 1) |
1355 |
#define SSCR1_LBM (1 << 2) |
1356 |
#define SSSR_TNF (1 << 2) |
1357 |
#define SSSR_RNE (1 << 3) |
1358 |
#define SSSR_TFS (1 << 5) |
1359 |
#define SSSR_RFS (1 << 6) |
1360 |
#define SSSR_ROR (1 << 7) |
1361 |
#define SSSR_RW 0x0080 |
1362 |
|
1363 |
static void strongarm_ssp_int_update(StrongARMSSPState *s) |
1364 |
{ |
1365 |
int level = 0; |
1366 |
|
1367 |
level |= (s->sssr & SSSR_ROR); |
1368 |
level |= (s->sssr & SSSR_RFS) && (s->sscr[1] & SSCR1_RIE);
|
1369 |
level |= (s->sssr & SSSR_TFS) && (s->sscr[1] & SSCR1_TIE);
|
1370 |
qemu_set_irq(s->irq, level); |
1371 |
} |
1372 |
|
1373 |
static void strongarm_ssp_fifo_update(StrongARMSSPState *s) |
1374 |
{ |
1375 |
s->sssr &= ~SSSR_TFS; |
1376 |
s->sssr &= ~SSSR_TNF; |
1377 |
if (s->sscr[0] & SSCR0_SSE) { |
1378 |
if (s->rx_level >= 4) { |
1379 |
s->sssr |= SSSR_RFS; |
1380 |
} else {
|
1381 |
s->sssr &= ~SSSR_RFS; |
1382 |
} |
1383 |
if (s->rx_level) {
|
1384 |
s->sssr |= SSSR_RNE; |
1385 |
} else {
|
1386 |
s->sssr &= ~SSSR_RNE; |
1387 |
} |
1388 |
/* TX FIFO is never filled, so it is always in underrun
|
1389 |
condition if SSP is enabled */
|
1390 |
s->sssr |= SSSR_TFS; |
1391 |
s->sssr |= SSSR_TNF; |
1392 |
} |
1393 |
|
1394 |
strongarm_ssp_int_update(s); |
1395 |
} |
1396 |
|
1397 |
static uint64_t strongarm_ssp_read(void *opaque, hwaddr addr, |
1398 |
unsigned size)
|
1399 |
{ |
1400 |
StrongARMSSPState *s = opaque; |
1401 |
uint32_t retval; |
1402 |
|
1403 |
switch (addr) {
|
1404 |
case SSCR0:
|
1405 |
return s->sscr[0]; |
1406 |
case SSCR1:
|
1407 |
return s->sscr[1]; |
1408 |
case SSSR:
|
1409 |
return s->sssr;
|
1410 |
case SSDR:
|
1411 |
if (~s->sscr[0] & SSCR0_SSE) { |
1412 |
return 0xffffffff; |
1413 |
} |
1414 |
if (s->rx_level < 1) { |
1415 |
printf("%s: SSP Rx Underrun\n", __func__);
|
1416 |
return 0xffffffff; |
1417 |
} |
1418 |
s->rx_level--; |
1419 |
retval = s->rx_fifo[s->rx_start++]; |
1420 |
s->rx_start &= 0x7;
|
1421 |
strongarm_ssp_fifo_update(s); |
1422 |
return retval;
|
1423 |
default:
|
1424 |
printf("%s: Bad register 0x" TARGET_FMT_plx "\n", __func__, addr); |
1425 |
break;
|
1426 |
} |
1427 |
return 0; |
1428 |
} |
1429 |
|
1430 |
static void strongarm_ssp_write(void *opaque, hwaddr addr, |
1431 |
uint64_t value, unsigned size)
|
1432 |
{ |
1433 |
StrongARMSSPState *s = opaque; |
1434 |
|
1435 |
switch (addr) {
|
1436 |
case SSCR0:
|
1437 |
s->sscr[0] = value & 0xffbf; |
1438 |
if ((s->sscr[0] & SSCR0_SSE) && SSCR0_DSS(value) < 4) { |
1439 |
printf("%s: Wrong data size: %i bits\n", __func__,
|
1440 |
(int)SSCR0_DSS(value));
|
1441 |
} |
1442 |
if (!(value & SSCR0_SSE)) {
|
1443 |
s->sssr = 0;
|
1444 |
s->rx_level = 0;
|
1445 |
} |
1446 |
strongarm_ssp_fifo_update(s); |
1447 |
break;
|
1448 |
|
1449 |
case SSCR1:
|
1450 |
s->sscr[1] = value & 0x2f; |
1451 |
if (value & SSCR1_LBM) {
|
1452 |
printf("%s: Attempt to use SSP LBM mode\n", __func__);
|
1453 |
} |
1454 |
strongarm_ssp_fifo_update(s); |
1455 |
break;
|
1456 |
|
1457 |
case SSSR:
|
1458 |
s->sssr &= ~(value & SSSR_RW); |
1459 |
strongarm_ssp_int_update(s); |
1460 |
break;
|
1461 |
|
1462 |
case SSDR:
|
1463 |
if (SSCR0_UWIRE(s->sscr[0])) { |
1464 |
value &= 0xff;
|
1465 |
} else
|
1466 |
/* Note how 32bits overflow does no harm here */
|
1467 |
value &= (1 << SSCR0_DSS(s->sscr[0])) - 1; |
1468 |
|
1469 |
/* Data goes from here to the Tx FIFO and is shifted out from
|
1470 |
* there directly to the slave, no need to buffer it.
|
1471 |
*/
|
1472 |
if (s->sscr[0] & SSCR0_SSE) { |
1473 |
uint32_t readval; |
1474 |
if (s->sscr[1] & SSCR1_LBM) { |
1475 |
readval = value; |
1476 |
} else {
|
1477 |
readval = ssi_transfer(s->bus, value); |
1478 |
} |
1479 |
|
1480 |
if (s->rx_level < 0x08) { |
1481 |
s->rx_fifo[(s->rx_start + s->rx_level++) & 0x7] = readval;
|
1482 |
} else {
|
1483 |
s->sssr |= SSSR_ROR; |
1484 |
} |
1485 |
} |
1486 |
strongarm_ssp_fifo_update(s); |
1487 |
break;
|
1488 |
|
1489 |
default:
|
1490 |
printf("%s: Bad register 0x" TARGET_FMT_plx "\n", __func__, addr); |
1491 |
break;
|
1492 |
} |
1493 |
} |
1494 |
|
1495 |
static const MemoryRegionOps strongarm_ssp_ops = { |
1496 |
.read = strongarm_ssp_read, |
1497 |
.write = strongarm_ssp_write, |
1498 |
.endianness = DEVICE_NATIVE_ENDIAN, |
1499 |
}; |
1500 |
|
1501 |
static int strongarm_ssp_post_load(void *opaque, int version_id) |
1502 |
{ |
1503 |
StrongARMSSPState *s = opaque; |
1504 |
|
1505 |
strongarm_ssp_fifo_update(s); |
1506 |
|
1507 |
return 0; |
1508 |
} |
1509 |
|
1510 |
static int strongarm_ssp_init(SysBusDevice *dev) |
1511 |
{ |
1512 |
StrongARMSSPState *s = FROM_SYSBUS(StrongARMSSPState, dev); |
1513 |
|
1514 |
sysbus_init_irq(dev, &s->irq); |
1515 |
|
1516 |
memory_region_init_io(&s->iomem, OBJECT(s), &strongarm_ssp_ops, s, |
1517 |
"ssp", 0x1000); |
1518 |
sysbus_init_mmio(dev, &s->iomem); |
1519 |
|
1520 |
s->bus = ssi_create_bus(&dev->qdev, "ssi");
|
1521 |
return 0; |
1522 |
} |
1523 |
|
1524 |
static void strongarm_ssp_reset(DeviceState *dev) |
1525 |
{ |
1526 |
StrongARMSSPState *s = DO_UPCAST(StrongARMSSPState, busdev.qdev, dev); |
1527 |
s->sssr = 0x03; /* 3 bit data, SPI, disabled */ |
1528 |
s->rx_start = 0;
|
1529 |
s->rx_level = 0;
|
1530 |
} |
1531 |
|
1532 |
static const VMStateDescription vmstate_strongarm_ssp_regs = { |
1533 |
.name = "strongarm-ssp",
|
1534 |
.version_id = 0,
|
1535 |
.minimum_version_id = 0,
|
1536 |
.minimum_version_id_old = 0,
|
1537 |
.post_load = strongarm_ssp_post_load, |
1538 |
.fields = (VMStateField[]) { |
1539 |
VMSTATE_UINT16_ARRAY(sscr, StrongARMSSPState, 2),
|
1540 |
VMSTATE_UINT16(sssr, StrongARMSSPState), |
1541 |
VMSTATE_UINT16_ARRAY(rx_fifo, StrongARMSSPState, 8),
|
1542 |
VMSTATE_UINT8(rx_start, StrongARMSSPState), |
1543 |
VMSTATE_UINT8(rx_level, StrongARMSSPState), |
1544 |
VMSTATE_END_OF_LIST(), |
1545 |
}, |
1546 |
}; |
1547 |
|
1548 |
static void strongarm_ssp_class_init(ObjectClass *klass, void *data) |
1549 |
{ |
1550 |
DeviceClass *dc = DEVICE_CLASS(klass); |
1551 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
1552 |
|
1553 |
k->init = strongarm_ssp_init; |
1554 |
dc->desc = "StrongARM SSP controller";
|
1555 |
dc->reset = strongarm_ssp_reset; |
1556 |
dc->vmsd = &vmstate_strongarm_ssp_regs; |
1557 |
} |
1558 |
|
1559 |
static const TypeInfo strongarm_ssp_info = { |
1560 |
.name = "strongarm-ssp",
|
1561 |
.parent = TYPE_SYS_BUS_DEVICE, |
1562 |
.instance_size = sizeof(StrongARMSSPState),
|
1563 |
.class_init = strongarm_ssp_class_init, |
1564 |
}; |
1565 |
|
1566 |
/* Main CPU functions */
|
1567 |
StrongARMState *sa1110_init(MemoryRegion *sysmem, |
1568 |
unsigned int sdram_size, const char *rev) |
1569 |
{ |
1570 |
StrongARMState *s; |
1571 |
qemu_irq *pic; |
1572 |
int i;
|
1573 |
|
1574 |
s = g_malloc0(sizeof(StrongARMState));
|
1575 |
|
1576 |
if (!rev) {
|
1577 |
rev = "sa1110-b5";
|
1578 |
} |
1579 |
|
1580 |
if (strncmp(rev, "sa1110", 6)) { |
1581 |
error_report("Machine requires a SA1110 processor.");
|
1582 |
exit(1);
|
1583 |
} |
1584 |
|
1585 |
s->cpu = cpu_arm_init(rev); |
1586 |
|
1587 |
if (!s->cpu) {
|
1588 |
error_report("Unable to find CPU definition");
|
1589 |
exit(1);
|
1590 |
} |
1591 |
|
1592 |
memory_region_init_ram(&s->sdram, NULL, "strongarm.sdram", sdram_size); |
1593 |
vmstate_register_ram_global(&s->sdram); |
1594 |
memory_region_add_subregion(sysmem, SA_SDCS0, &s->sdram); |
1595 |
|
1596 |
pic = arm_pic_init_cpu(s->cpu); |
1597 |
s->pic = sysbus_create_varargs("strongarm_pic", 0x90050000, |
1598 |
pic[ARM_PIC_CPU_IRQ], pic[ARM_PIC_CPU_FIQ], NULL);
|
1599 |
|
1600 |
sysbus_create_varargs("pxa25x-timer", 0x90000000, |
1601 |
qdev_get_gpio_in(s->pic, SA_PIC_OSTC0), |
1602 |
qdev_get_gpio_in(s->pic, SA_PIC_OSTC1), |
1603 |
qdev_get_gpio_in(s->pic, SA_PIC_OSTC2), |
1604 |
qdev_get_gpio_in(s->pic, SA_PIC_OSTC3), |
1605 |
NULL);
|
1606 |
|
1607 |
sysbus_create_simple(TYPE_STRONGARM_RTC, 0x90010000,
|
1608 |
qdev_get_gpio_in(s->pic, SA_PIC_RTC_ALARM)); |
1609 |
|
1610 |
s->gpio = strongarm_gpio_init(0x90040000, s->pic);
|
1611 |
|
1612 |
s->ppc = sysbus_create_varargs("strongarm-ppc", 0x90060000, NULL); |
1613 |
|
1614 |
for (i = 0; sa_serial[i].io_base; i++) { |
1615 |
DeviceState *dev = qdev_create(NULL, "strongarm-uart"); |
1616 |
qdev_prop_set_chr(dev, "chardev", serial_hds[i]);
|
1617 |
qdev_init_nofail(dev); |
1618 |
sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0,
|
1619 |
sa_serial[i].io_base); |
1620 |
sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
|
1621 |
qdev_get_gpio_in(s->pic, sa_serial[i].irq)); |
1622 |
} |
1623 |
|
1624 |
s->ssp = sysbus_create_varargs("strongarm-ssp", 0x80070000, |
1625 |
qdev_get_gpio_in(s->pic, SA_PIC_SSP), NULL);
|
1626 |
s->ssp_bus = (SSIBus *)qdev_get_child_bus(s->ssp, "ssi");
|
1627 |
|
1628 |
return s;
|
1629 |
} |
1630 |
|
1631 |
static void strongarm_register_types(void) |
1632 |
{ |
1633 |
type_register_static(&strongarm_pic_info); |
1634 |
type_register_static(&strongarm_rtc_sysbus_info); |
1635 |
type_register_static(&strongarm_gpio_info); |
1636 |
type_register_static(&strongarm_ppc_info); |
1637 |
type_register_static(&strongarm_uart_info); |
1638 |
type_register_static(&strongarm_ssp_info); |
1639 |
} |
1640 |
|
1641 |
type_init(strongarm_register_types) |