Revision 4e7a4a4e target-mips/translate.c

b/target-mips/translate.c
5406 5406
    env->CP0_EBase = 0x80000000;
5407 5407
    env->CP0_Status = (1 << CP0St_BEV) | (1 << CP0St_ERL);
5408 5408
    env->CP0_WatchLo = 0;
5409
    env->CP0_WatchHi = 0;
5409 5410
    /* Count register increments in debug mode, EJTAG version 1 */
5410 5411
    env->CP0_Debug = (1 << CP0DB_CNT) | (0x1 << CP0DB_VER);
5411 5412
#endif

Also available in: Unified diff