root / hw / unin_pci.c @ 5105ed3b
History | View | Annotate | Download (11.6 kB)
1 |
/*
|
---|---|
2 |
* QEMU Uninorth PCI host (for all Mac99 and newer machines)
|
3 |
*
|
4 |
* Copyright (c) 2006 Fabrice Bellard
|
5 |
*
|
6 |
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 |
* of this software and associated documentation files (the "Software"), to deal
|
8 |
* in the Software without restriction, including without limitation the rights
|
9 |
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 |
* copies of the Software, and to permit persons to whom the Software is
|
11 |
* furnished to do so, subject to the following conditions:
|
12 |
*
|
13 |
* The above copyright notice and this permission notice shall be included in
|
14 |
* all copies or substantial portions of the Software.
|
15 |
*
|
16 |
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 |
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 |
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 |
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 |
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 |
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 |
* THE SOFTWARE.
|
23 |
*/
|
24 |
#include "hw.h" |
25 |
#include "ppc_mac.h" |
26 |
#include "pci.h" |
27 |
#include "pci_host.h" |
28 |
|
29 |
/* debug UniNorth */
|
30 |
//#define DEBUG_UNIN
|
31 |
|
32 |
#ifdef DEBUG_UNIN
|
33 |
#define UNIN_DPRINTF(fmt, ...) \
|
34 |
do { printf("UNIN: " fmt , ## __VA_ARGS__); } while (0) |
35 |
#else
|
36 |
#define UNIN_DPRINTF(fmt, ...)
|
37 |
#endif
|
38 |
|
39 |
static const int unin_irq_line[] = { 0x1b, 0x1c, 0x1d, 0x1e }; |
40 |
|
41 |
typedef struct UNINState { |
42 |
SysBusDevice busdev; |
43 |
PCIHostState host_state; |
44 |
} UNINState; |
45 |
|
46 |
static int pci_unin_map_irq(PCIDevice *pci_dev, int irq_num) |
47 |
{ |
48 |
int retval;
|
49 |
int devfn = pci_dev->devfn & 0x00FFFFFF; |
50 |
|
51 |
retval = (((devfn >> 11) & 0x1F) + irq_num) & 3; |
52 |
|
53 |
return retval;
|
54 |
} |
55 |
|
56 |
static void pci_unin_set_irq(void *opaque, int irq_num, int level) |
57 |
{ |
58 |
qemu_irq *pic = opaque; |
59 |
|
60 |
UNIN_DPRINTF("%s: setting INT %d = %d\n", __func__,
|
61 |
unin_irq_line[irq_num], level); |
62 |
qemu_set_irq(pic[unin_irq_line[irq_num]], level); |
63 |
} |
64 |
|
65 |
static void pci_unin_reset(void *opaque) |
66 |
{ |
67 |
} |
68 |
|
69 |
static uint32_t unin_get_config_reg(uint32_t reg, uint32_t addr)
|
70 |
{ |
71 |
uint32_t retval; |
72 |
|
73 |
if (reg & (1u << 31)) { |
74 |
/* XXX OpenBIOS compatibility hack */
|
75 |
retval = reg | (addr & 3);
|
76 |
} else if (reg & 1) { |
77 |
/* CFA1 style */
|
78 |
retval = (reg & ~7u) | (addr & 7); |
79 |
} else {
|
80 |
uint32_t slot, func; |
81 |
|
82 |
/* Grab CFA0 style values */
|
83 |
slot = ffs(reg & 0xfffff800) - 1; |
84 |
func = (reg >> 8) & 7; |
85 |
|
86 |
/* ... and then convert them to x86 format */
|
87 |
/* config pointer */
|
88 |
retval = (reg & (0xff - 7)) | (addr & 7); |
89 |
/* slot */
|
90 |
retval |= slot << 11;
|
91 |
/* fn */
|
92 |
retval |= func << 8;
|
93 |
} |
94 |
|
95 |
|
96 |
UNIN_DPRINTF("Converted config space accessor %08x/%08x -> %08x\n",
|
97 |
reg, addr, retval); |
98 |
|
99 |
return retval;
|
100 |
} |
101 |
|
102 |
static void unin_data_write(void *opaque, target_phys_addr_t addr, |
103 |
uint64_t val, unsigned len)
|
104 |
{ |
105 |
UNINState *s = opaque; |
106 |
UNIN_DPRINTF("write addr %" TARGET_FMT_plx " len %d val %"PRIx64"\n", |
107 |
addr, len, val); |
108 |
pci_data_write(s->host_state.bus, |
109 |
unin_get_config_reg(s->host_state.config_reg, addr), |
110 |
val, len); |
111 |
} |
112 |
|
113 |
static uint64_t unin_data_read(void *opaque, target_phys_addr_t addr, |
114 |
unsigned len)
|
115 |
{ |
116 |
UNINState *s = opaque; |
117 |
uint32_t val; |
118 |
|
119 |
val = pci_data_read(s->host_state.bus, |
120 |
unin_get_config_reg(s->host_state.config_reg, addr), |
121 |
len); |
122 |
UNIN_DPRINTF("read addr %" TARGET_FMT_plx " len %d val %x\n", |
123 |
addr, len, val); |
124 |
return val;
|
125 |
} |
126 |
|
127 |
static const MemoryRegionOps unin_data_ops = { |
128 |
.read = unin_data_read, |
129 |
.write = unin_data_write, |
130 |
.endianness = DEVICE_LITTLE_ENDIAN, |
131 |
}; |
132 |
|
133 |
static int pci_unin_main_init_device(SysBusDevice *dev) |
134 |
{ |
135 |
UNINState *s; |
136 |
|
137 |
/* Use values found on a real PowerMac */
|
138 |
/* Uninorth main bus */
|
139 |
s = FROM_SYSBUS(UNINState, dev); |
140 |
|
141 |
memory_region_init_io(&s->host_state.conf_mem, &pci_host_conf_le_ops, |
142 |
&s->host_state, "pci-conf-idx", 0x1000); |
143 |
memory_region_init_io(&s->host_state.data_mem, &unin_data_ops, s, |
144 |
"pci-conf-data", 0x1000); |
145 |
sysbus_init_mmio_region(dev, &s->host_state.conf_mem); |
146 |
sysbus_init_mmio_region(dev, &s->host_state.data_mem); |
147 |
|
148 |
qemu_register_reset(pci_unin_reset, &s->host_state); |
149 |
return 0; |
150 |
} |
151 |
|
152 |
|
153 |
static int pci_u3_agp_init_device(SysBusDevice *dev) |
154 |
{ |
155 |
UNINState *s; |
156 |
|
157 |
/* Uninorth U3 AGP bus */
|
158 |
s = FROM_SYSBUS(UNINState, dev); |
159 |
|
160 |
memory_region_init_io(&s->host_state.conf_mem, &pci_host_conf_le_ops, |
161 |
&s->host_state, "pci-conf-idx", 0x1000); |
162 |
memory_region_init_io(&s->host_state.data_mem, &unin_data_ops, s, |
163 |
"pci-conf-data", 0x1000); |
164 |
sysbus_init_mmio_region(dev, &s->host_state.conf_mem); |
165 |
sysbus_init_mmio_region(dev, &s->host_state.data_mem); |
166 |
|
167 |
qemu_register_reset(pci_unin_reset, &s->host_state); |
168 |
|
169 |
return 0; |
170 |
} |
171 |
|
172 |
static int pci_unin_agp_init_device(SysBusDevice *dev) |
173 |
{ |
174 |
UNINState *s; |
175 |
|
176 |
/* Uninorth AGP bus */
|
177 |
s = FROM_SYSBUS(UNINState, dev); |
178 |
|
179 |
memory_region_init_io(&s->host_state.conf_mem, &pci_host_conf_le_ops, |
180 |
&s->host_state, "pci-conf-idx", 0x1000); |
181 |
memory_region_init_io(&s->host_state.data_mem, &pci_host_data_le_ops, |
182 |
&s->host_state, "pci-conf-data", 0x1000); |
183 |
sysbus_init_mmio_region(dev, &s->host_state.conf_mem); |
184 |
sysbus_init_mmio_region(dev, &s->host_state.data_mem); |
185 |
return 0; |
186 |
} |
187 |
|
188 |
static int pci_unin_internal_init_device(SysBusDevice *dev) |
189 |
{ |
190 |
UNINState *s; |
191 |
|
192 |
/* Uninorth internal bus */
|
193 |
s = FROM_SYSBUS(UNINState, dev); |
194 |
|
195 |
memory_region_init_io(&s->host_state.conf_mem, &pci_host_conf_le_ops, |
196 |
&s->host_state, "pci-conf-idx", 0x1000); |
197 |
memory_region_init_io(&s->host_state.data_mem, &pci_host_data_le_ops, |
198 |
&s->host_state, "pci-conf-data", 0x1000); |
199 |
sysbus_init_mmio_region(dev, &s->host_state.conf_mem); |
200 |
sysbus_init_mmio_region(dev, &s->host_state.data_mem); |
201 |
return 0; |
202 |
} |
203 |
|
204 |
PCIBus *pci_pmac_init(qemu_irq *pic, |
205 |
MemoryRegion *address_space_mem, |
206 |
MemoryRegion *address_space_io) |
207 |
{ |
208 |
DeviceState *dev; |
209 |
SysBusDevice *s; |
210 |
UNINState *d; |
211 |
|
212 |
/* Use values found on a real PowerMac */
|
213 |
/* Uninorth main bus */
|
214 |
dev = qdev_create(NULL, "uni-north"); |
215 |
qdev_init_nofail(dev); |
216 |
s = sysbus_from_qdev(dev); |
217 |
d = FROM_SYSBUS(UNINState, s); |
218 |
d->host_state.bus = pci_register_bus(&d->busdev.qdev, "pci",
|
219 |
pci_unin_set_irq, pci_unin_map_irq, |
220 |
pic, |
221 |
address_space_mem, |
222 |
address_space_io, |
223 |
PCI_DEVFN(11, 0), 4); |
224 |
|
225 |
#if 0
|
226 |
pci_create_simple(d->host_state.bus, PCI_DEVFN(11, 0), "uni-north");
|
227 |
#endif
|
228 |
|
229 |
sysbus_mmio_map(s, 0, 0xf2800000); |
230 |
sysbus_mmio_map(s, 1, 0xf2c00000); |
231 |
|
232 |
/* DEC 21154 bridge */
|
233 |
#if 0
|
234 |
/* XXX: not activated as PPC BIOS doesn't handle multiple buses properly */
|
235 |
pci_create_simple(d->host_state.bus, PCI_DEVFN(12, 0), "dec-21154");
|
236 |
#endif
|
237 |
|
238 |
/* Uninorth AGP bus */
|
239 |
pci_create_simple(d->host_state.bus, PCI_DEVFN(11, 0), "uni-north-agp"); |
240 |
dev = qdev_create(NULL, "uni-north-agp"); |
241 |
qdev_init_nofail(dev); |
242 |
s = sysbus_from_qdev(dev); |
243 |
sysbus_mmio_map(s, 0, 0xf0800000); |
244 |
sysbus_mmio_map(s, 1, 0xf0c00000); |
245 |
|
246 |
/* Uninorth internal bus */
|
247 |
#if 0
|
248 |
/* XXX: not needed for now */
|
249 |
pci_create_simple(d->host_state.bus, PCI_DEVFN(14, 0), "uni-north-pci");
|
250 |
dev = qdev_create(NULL, "uni-north-pci");
|
251 |
qdev_init_nofail(dev);
|
252 |
s = sysbus_from_qdev(dev);
|
253 |
sysbus_mmio_map(s, 0, 0xf4800000);
|
254 |
sysbus_mmio_map(s, 1, 0xf4c00000);
|
255 |
#endif
|
256 |
|
257 |
return d->host_state.bus;
|
258 |
} |
259 |
|
260 |
PCIBus *pci_pmac_u3_init(qemu_irq *pic, |
261 |
MemoryRegion *address_space_mem, |
262 |
MemoryRegion *address_space_io) |
263 |
{ |
264 |
DeviceState *dev; |
265 |
SysBusDevice *s; |
266 |
UNINState *d; |
267 |
|
268 |
/* Uninorth AGP bus */
|
269 |
|
270 |
dev = qdev_create(NULL, "u3-agp"); |
271 |
qdev_init_nofail(dev); |
272 |
s = sysbus_from_qdev(dev); |
273 |
d = FROM_SYSBUS(UNINState, s); |
274 |
|
275 |
d->host_state.bus = pci_register_bus(&d->busdev.qdev, "pci",
|
276 |
pci_unin_set_irq, pci_unin_map_irq, |
277 |
pic, |
278 |
address_space_mem, |
279 |
address_space_io, |
280 |
PCI_DEVFN(11, 0), 4); |
281 |
|
282 |
sysbus_mmio_map(s, 0, 0xf0800000); |
283 |
sysbus_mmio_map(s, 1, 0xf0c00000); |
284 |
|
285 |
pci_create_simple(d->host_state.bus, 11 << 3, "u3-agp"); |
286 |
|
287 |
return d->host_state.bus;
|
288 |
} |
289 |
|
290 |
static int unin_main_pci_host_init(PCIDevice *d) |
291 |
{ |
292 |
d->config[0x0C] = 0x08; // cache_line_size |
293 |
d->config[0x0D] = 0x10; // latency_timer |
294 |
d->config[0x34] = 0x00; // capabilities_pointer |
295 |
return 0; |
296 |
} |
297 |
|
298 |
static int unin_agp_pci_host_init(PCIDevice *d) |
299 |
{ |
300 |
d->config[0x0C] = 0x08; // cache_line_size |
301 |
d->config[0x0D] = 0x10; // latency_timer |
302 |
// d->config[0x34] = 0x80; // capabilities_pointer
|
303 |
return 0; |
304 |
} |
305 |
|
306 |
static int u3_agp_pci_host_init(PCIDevice *d) |
307 |
{ |
308 |
/* cache line size */
|
309 |
d->config[0x0C] = 0x08; |
310 |
/* latency timer */
|
311 |
d->config[0x0D] = 0x10; |
312 |
return 0; |
313 |
} |
314 |
|
315 |
static int unin_internal_pci_host_init(PCIDevice *d) |
316 |
{ |
317 |
d->config[0x0C] = 0x08; // cache_line_size |
318 |
d->config[0x0D] = 0x10; // latency_timer |
319 |
d->config[0x34] = 0x00; // capabilities_pointer |
320 |
return 0; |
321 |
} |
322 |
|
323 |
static PCIDeviceInfo unin_main_pci_host_info = {
|
324 |
.qdev.name = "uni-north",
|
325 |
.qdev.size = sizeof(PCIDevice),
|
326 |
.init = unin_main_pci_host_init, |
327 |
.vendor_id = PCI_VENDOR_ID_APPLE, |
328 |
.device_id = PCI_DEVICE_ID_APPLE_UNI_N_PCI, |
329 |
.revision = 0x00,
|
330 |
.class_id = PCI_CLASS_BRIDGE_HOST, |
331 |
}; |
332 |
|
333 |
static PCIDeviceInfo u3_agp_pci_host_info = {
|
334 |
.qdev.name = "u3-agp",
|
335 |
.qdev.size = sizeof(PCIDevice),
|
336 |
.init = u3_agp_pci_host_init, |
337 |
.vendor_id = PCI_VENDOR_ID_APPLE, |
338 |
.device_id = PCI_DEVICE_ID_APPLE_U3_AGP, |
339 |
.revision = 0x00,
|
340 |
.class_id = PCI_CLASS_BRIDGE_HOST, |
341 |
}; |
342 |
|
343 |
static PCIDeviceInfo unin_agp_pci_host_info = {
|
344 |
.qdev.name = "uni-north-agp",
|
345 |
.qdev.size = sizeof(PCIDevice),
|
346 |
.init = unin_agp_pci_host_init, |
347 |
.vendor_id = PCI_VENDOR_ID_APPLE, |
348 |
.device_id = PCI_DEVICE_ID_APPLE_UNI_N_AGP, |
349 |
.revision = 0x00,
|
350 |
.class_id = PCI_CLASS_BRIDGE_HOST, |
351 |
}; |
352 |
|
353 |
static PCIDeviceInfo unin_internal_pci_host_info = {
|
354 |
.qdev.name = "uni-north-pci",
|
355 |
.qdev.size = sizeof(PCIDevice),
|
356 |
.init = unin_internal_pci_host_init, |
357 |
.vendor_id = PCI_VENDOR_ID_APPLE, |
358 |
.device_id = PCI_DEVICE_ID_APPLE_UNI_N_I_PCI, |
359 |
.revision = 0x00,
|
360 |
.class_id = PCI_CLASS_BRIDGE_HOST, |
361 |
}; |
362 |
|
363 |
static void unin_register_devices(void) |
364 |
{ |
365 |
sysbus_register_dev("uni-north", sizeof(UNINState), |
366 |
pci_unin_main_init_device); |
367 |
pci_qdev_register(&unin_main_pci_host_info); |
368 |
sysbus_register_dev("u3-agp", sizeof(UNINState), |
369 |
pci_u3_agp_init_device); |
370 |
pci_qdev_register(&u3_agp_pci_host_info); |
371 |
sysbus_register_dev("uni-north-agp", sizeof(UNINState), |
372 |
pci_unin_agp_init_device); |
373 |
pci_qdev_register(&unin_agp_pci_host_info); |
374 |
sysbus_register_dev("uni-north-pci", sizeof(UNINState), |
375 |
pci_unin_internal_init_device); |
376 |
pci_qdev_register(&unin_internal_pci_host_info); |
377 |
} |
378 |
|
379 |
device_init(unin_register_devices) |