Revision 51fec3cc hw/omap_clk.c

b/hw/omap_clk.c
510 510
    .parent	= &xtal_osc32k,
511 511
};
512 512

  
513
static struct clk ref_clk = {
514
    .name	= "ref_clk",
515
    .flags	= CLOCK_IN_OMAP242X | CLOCK_IN_OMAP243X | ALWAYS_ENABLED,
516
    .rate	= 12000000,	/* 12 MHz or 13 MHz or 19.2 MHz */
517
    /*.parent	= sys.xtalin */
518
};
519

  
513 520
static struct clk apll_96m = {
514 521
    .name	= "apll_96m",
515 522
    .flags	= CLOCK_IN_OMAP242X | CLOCK_IN_OMAP243X | ALWAYS_ENABLED,
516 523
    .rate	= 96000000,
517
    /*.parent	= sys.xtalin */
524
    /*.parent	= ref_clk */
518 525
};
519 526

  
520 527
static struct clk apll_54m = {
521 528
    .name	= "apll_54m",
522 529
    .flags	= CLOCK_IN_OMAP242X | CLOCK_IN_OMAP243X | ALWAYS_ENABLED,
523 530
    .rate	= 54000000,
524
    /*.parent	= sys.xtalin */
531
    /*.parent	= ref_clk */
525 532
};
526 533

  
527 534
static struct clk sys_clk = {
......
541 548
static struct clk dpll_ck = {
542 549
    .name	= "dpll",
543 550
    .flags	= CLOCK_IN_OMAP242X | CLOCK_IN_OMAP243X | ALWAYS_ENABLED,
544
    /*.parent	= sys.xtalin */
551
    .parent	= &ref_clk,
545 552
};
546 553

  
547 554
static struct clk dpll_x2_ck = {
548 555
    .name	= "dpll_x2",
549 556
    .flags	= CLOCK_IN_OMAP242X | CLOCK_IN_OMAP243X | ALWAYS_ENABLED,
550
    /*.parent	= sys.xtalin */
557
    .parent	= &ref_clk,
551 558
};
552 559

  
553 560
static struct clk wdt1_sys_clk = {
......
600 607
static struct clk core_clk = {
601 608
    .name	= "core_clk",
602 609
    .flags	= CLOCK_IN_OMAP242X | CLOCK_IN_OMAP243X,
603
    .parent	= &dpll_ck,
610
    .parent	= &dpll_x2_ck,	/* Switchable between dpll_ck and clk32k */
604 611
};
605 612

  
606 613
static struct clk l3_clk = {
......
1009 1016

  
1010 1017
    /* OMAP 2 */
1011 1018

  
1019
    &ref_clk,
1012 1020
    &apll_96m,
1013 1021
    &apll_54m,
1014 1022
    &sys_clk,

Also available in: Unified diff