Revision 534ce69f target-mips/op.c
| b/target-mips/op.c | ||
|---|---|---|
| 1293 | 1293 |
|
| 1294 | 1294 |
void op_mtc0_context (void) |
| 1295 | 1295 |
{
|
| 1296 |
env->CP0_Context = (env->CP0_Context & ~0x007FFFFF) | (T0 & ~0x007FFFFF);
|
|
| 1296 |
env->CP0_Context = (env->CP0_Context & 0x007FFFFF) | (T0 & ~0x007FFFFF); |
|
| 1297 | 1297 |
RETURN(); |
| 1298 | 1298 |
} |
| 1299 | 1299 |
|
| ... | ... | |
| 1458 | 1458 |
RETURN(); |
| 1459 | 1459 |
} |
| 1460 | 1460 |
|
| 1461 |
void op_mtc0_xcontext (void) |
|
| 1462 |
{
|
|
| 1463 |
env->CP0_XContext = (int32_t)T0; /* XXX */ |
|
| 1464 |
RETURN(); |
|
| 1465 |
} |
|
| 1466 |
|
|
| 1467 | 1461 |
void op_mtc0_framemask (void) |
| 1468 | 1462 |
{
|
| 1469 | 1463 |
env->CP0_Framemask = T0; /* XXX */ |
| ... | ... | |
| 1528 | 1522 |
RETURN(); |
| 1529 | 1523 |
} |
| 1530 | 1524 |
|
| 1525 |
#ifdef TARGET_MIPS64 |
|
| 1531 | 1526 |
void op_dmfc0_entrylo0 (void) |
| 1532 | 1527 |
{
|
| 1533 | 1528 |
T0 = env->CP0_EntryLo0; |
| ... | ... | |
| 1612 | 1607 |
|
| 1613 | 1608 |
void op_dmtc0_context (void) |
| 1614 | 1609 |
{
|
| 1615 |
env->CP0_Context = (env->CP0_Context & ~0x007FFFFF) | (T0 & 0x007FFFF0);
|
|
| 1610 |
env->CP0_Context = (env->CP0_Context & 0x007FFFFF) | (T0 & ~0x007FFFFF);
|
|
| 1616 | 1611 |
RETURN(); |
| 1617 | 1612 |
} |
| 1618 | 1613 |
|
| ... | ... | |
| 1632 | 1627 |
|
| 1633 | 1628 |
void op_dmtc0_xcontext (void) |
| 1634 | 1629 |
{
|
| 1635 |
env->CP0_XContext = T0; /* XXX */
|
|
| 1630 |
env->CP0_XContext = (env->CP0_XContext & 0xffffffff) | (T0 & ~0xffffffff);
|
|
| 1636 | 1631 |
RETURN(); |
| 1637 | 1632 |
} |
| 1638 | 1633 |
|
| ... | ... | |
| 1647 | 1642 |
env->CP0_ErrorEPC = T0; |
| 1648 | 1643 |
RETURN(); |
| 1649 | 1644 |
} |
| 1645 |
#endif /* TARGET_MIPS64 */ |
|
| 1650 | 1646 |
|
| 1651 | 1647 |
#if 0 |
| 1652 | 1648 |
# define DEBUG_FPU_STATE() CALL_FROM_TB1(dump_fpu, env) |
Also available in: Unified diff