root / hw / pci.h @ 53ea95de
History | View | Annotate | Download (14 kB)
1 |
#ifndef QEMU_PCI_H
|
---|---|
2 |
#define QEMU_PCI_H
|
3 |
|
4 |
#include "qemu-common.h" |
5 |
|
6 |
#include "qdev.h" |
7 |
|
8 |
/* PCI includes legacy ISA access. */
|
9 |
#include "isa.h" |
10 |
|
11 |
/* PCI bus */
|
12 |
|
13 |
extern target_phys_addr_t pci_mem_base;
|
14 |
|
15 |
#define PCI_DEVFN(slot, func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
16 |
#define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
17 |
#define PCI_FUNC(devfn) ((devfn) & 0x07) |
18 |
|
19 |
/* Class, Vendor and Device IDs from Linux's pci_ids.h */
|
20 |
#include "pci_ids.h" |
21 |
|
22 |
/* QEMU-specific Vendor and Device ID definitions */
|
23 |
|
24 |
/* IBM (0x1014) */
|
25 |
#define PCI_DEVICE_ID_IBM_440GX 0x027f |
26 |
#define PCI_DEVICE_ID_IBM_OPENPIC2 0xffff |
27 |
|
28 |
/* Hitachi (0x1054) */
|
29 |
#define PCI_VENDOR_ID_HITACHI 0x1054 |
30 |
#define PCI_DEVICE_ID_HITACHI_SH7751R 0x350e |
31 |
|
32 |
/* Apple (0x106b) */
|
33 |
#define PCI_DEVICE_ID_APPLE_343S1201 0x0010 |
34 |
#define PCI_DEVICE_ID_APPLE_UNI_N_I_PCI 0x001e |
35 |
#define PCI_DEVICE_ID_APPLE_UNI_N_PCI 0x001f |
36 |
#define PCI_DEVICE_ID_APPLE_UNI_N_KEYL 0x0022 |
37 |
#define PCI_DEVICE_ID_APPLE_IPID_USB 0x003f |
38 |
|
39 |
/* Realtek (0x10ec) */
|
40 |
#define PCI_DEVICE_ID_REALTEK_8029 0x8029 |
41 |
|
42 |
/* Xilinx (0x10ee) */
|
43 |
#define PCI_DEVICE_ID_XILINX_XC2VP30 0x0300 |
44 |
|
45 |
/* Marvell (0x11ab) */
|
46 |
#define PCI_DEVICE_ID_MARVELL_GT6412X 0x4620 |
47 |
|
48 |
/* QEMU/Bochs VGA (0x1234) */
|
49 |
#define PCI_VENDOR_ID_QEMU 0x1234 |
50 |
#define PCI_DEVICE_ID_QEMU_VGA 0x1111 |
51 |
|
52 |
/* VMWare (0x15ad) */
|
53 |
#define PCI_VENDOR_ID_VMWARE 0x15ad |
54 |
#define PCI_DEVICE_ID_VMWARE_SVGA2 0x0405 |
55 |
#define PCI_DEVICE_ID_VMWARE_SVGA 0x0710 |
56 |
#define PCI_DEVICE_ID_VMWARE_NET 0x0720 |
57 |
#define PCI_DEVICE_ID_VMWARE_SCSI 0x0730 |
58 |
#define PCI_DEVICE_ID_VMWARE_IDE 0x1729 |
59 |
|
60 |
/* Intel (0x8086) */
|
61 |
#define PCI_DEVICE_ID_INTEL_82551IT 0x1209 |
62 |
#define PCI_DEVICE_ID_INTEL_82557 0x1229 |
63 |
|
64 |
/* Red Hat / Qumranet (for QEMU) -- see pci-ids.txt */
|
65 |
#define PCI_VENDOR_ID_REDHAT_QUMRANET 0x1af4 |
66 |
#define PCI_SUBVENDOR_ID_REDHAT_QUMRANET 0x1af4 |
67 |
#define PCI_SUBDEVICE_ID_QEMU 0x1100 |
68 |
|
69 |
#define PCI_DEVICE_ID_VIRTIO_NET 0x1000 |
70 |
#define PCI_DEVICE_ID_VIRTIO_BLOCK 0x1001 |
71 |
#define PCI_DEVICE_ID_VIRTIO_BALLOON 0x1002 |
72 |
#define PCI_DEVICE_ID_VIRTIO_CONSOLE 0x1003 |
73 |
|
74 |
typedef uint64_t pcibus_t;
|
75 |
#define FMT_PCIBUS PRIx64
|
76 |
|
77 |
typedef void PCIConfigWriteFunc(PCIDevice *pci_dev, |
78 |
uint32_t address, uint32_t data, int len);
|
79 |
typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,
|
80 |
uint32_t address, int len);
|
81 |
typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num, |
82 |
pcibus_t addr, pcibus_t size, int type);
|
83 |
typedef int PCIUnregisterFunc(PCIDevice *pci_dev); |
84 |
|
85 |
typedef struct PCIIORegion { |
86 |
pcibus_t addr; /* current PCI mapping address. -1 means not mapped */
|
87 |
#define PCI_BAR_UNMAPPED (~(pcibus_t)0) |
88 |
pcibus_t size; |
89 |
pcibus_t filtered_size; |
90 |
uint8_t type; |
91 |
PCIMapIORegionFunc *map_func; |
92 |
} PCIIORegion; |
93 |
|
94 |
#define PCI_ROM_SLOT 6 |
95 |
#define PCI_NUM_REGIONS 7 |
96 |
|
97 |
/* Declarations from linux/pci_regs.h */
|
98 |
#define PCI_VENDOR_ID 0x00 /* 16 bits */ |
99 |
#define PCI_DEVICE_ID 0x02 /* 16 bits */ |
100 |
#define PCI_COMMAND 0x04 /* 16 bits */ |
101 |
#define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ |
102 |
#define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ |
103 |
#define PCI_COMMAND_MASTER 0x4 /* Enable bus master */ |
104 |
#define PCI_STATUS 0x06 /* 16 bits */ |
105 |
#define PCI_REVISION_ID 0x08 /* 8 bits */ |
106 |
#define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ |
107 |
#define PCI_CLASS_DEVICE 0x0a /* Device class */ |
108 |
#define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ |
109 |
#define PCI_LATENCY_TIMER 0x0d /* 8 bits */ |
110 |
#define PCI_HEADER_TYPE 0x0e /* 8 bits */ |
111 |
#define PCI_HEADER_TYPE_NORMAL 0 |
112 |
#define PCI_HEADER_TYPE_BRIDGE 1 |
113 |
#define PCI_HEADER_TYPE_CARDBUS 2 |
114 |
#define PCI_HEADER_TYPE_MULTI_FUNCTION 0x80 |
115 |
#define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ |
116 |
#define PCI_BASE_ADDRESS_SPACE_IO 0x01 |
117 |
#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 |
118 |
#define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ |
119 |
#define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ |
120 |
#define PCI_PRIMARY_BUS 0x18 /* Primary bus number */ |
121 |
#define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */ |
122 |
#define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */ |
123 |
#define PCI_IO_BASE 0x1c /* I/O range behind the bridge */ |
124 |
#define PCI_IO_LIMIT 0x1d |
125 |
#define PCI_IO_RANGE_TYPE_32 0x01 |
126 |
#define PCI_IO_RANGE_MASK (~0x0fUL) |
127 |
#define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */ |
128 |
#define PCI_MEMORY_BASE 0x20 /* Memory range behind */ |
129 |
#define PCI_MEMORY_LIMIT 0x22 |
130 |
#define PCI_MEMORY_RANGE_MASK (~0x0fUL) |
131 |
#define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ |
132 |
#define PCI_PREF_MEMORY_LIMIT 0x26 |
133 |
#define PCI_PREF_RANGE_MASK (~0x0fUL) |
134 |
#define PCI_PREF_RANGE_TYPE_64 0x01 |
135 |
#define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */ |
136 |
#define PCI_PREF_LIMIT_UPPER32 0x2c |
137 |
#define PCI_SUBSYSTEM_VENDOR_ID 0x2c /* 16 bits */ |
138 |
#define PCI_SUBSYSTEM_ID 0x2e /* 16 bits */ |
139 |
#define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ |
140 |
#define PCI_ROM_ADDRESS_ENABLE 0x01 |
141 |
#define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */ |
142 |
#define PCI_IO_LIMIT_UPPER16 0x32 |
143 |
#define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ |
144 |
#define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */ |
145 |
#define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ |
146 |
#define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ |
147 |
#define PCI_MIN_GNT 0x3e /* 8 bits */ |
148 |
#define PCI_BRIDGE_CONTROL 0x3e |
149 |
#define PCI_MAX_LAT 0x3f /* 8 bits */ |
150 |
|
151 |
/* Capability lists */
|
152 |
#define PCI_CAP_LIST_ID 0 /* Capability ID */ |
153 |
#define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ |
154 |
|
155 |
#define PCI_REVISION 0x08 /* obsolete, use PCI_REVISION_ID */ |
156 |
#define PCI_SUBVENDOR_ID 0x2c /* obsolete, use PCI_SUBSYSTEM_VENDOR_ID */ |
157 |
#define PCI_SUBDEVICE_ID 0x2e /* obsolete, use PCI_SUBSYSTEM_ID */ |
158 |
|
159 |
/* Bits in the PCI Status Register (PCI 2.3 spec) */
|
160 |
#define PCI_STATUS_RESERVED1 0x007 |
161 |
#define PCI_STATUS_INT_STATUS 0x008 |
162 |
#define PCI_STATUS_CAP_LIST 0x010 |
163 |
#define PCI_STATUS_66MHZ 0x020 |
164 |
#define PCI_STATUS_RESERVED2 0x040 |
165 |
#define PCI_STATUS_FAST_BACK 0x080 |
166 |
#define PCI_STATUS_DEVSEL 0x600 |
167 |
|
168 |
#define PCI_STATUS_RESERVED_MASK_LO (PCI_STATUS_RESERVED1 | \
|
169 |
PCI_STATUS_INT_STATUS | PCI_STATUS_CAPABILITIES | \ |
170 |
PCI_STATUS_66MHZ | PCI_STATUS_RESERVED2 | PCI_STATUS_FAST_BACK) |
171 |
|
172 |
#define PCI_STATUS_RESERVED_MASK_HI (PCI_STATUS_DEVSEL >> 8) |
173 |
|
174 |
/* Bits in the PCI Command Register (PCI 2.3 spec) */
|
175 |
#define PCI_COMMAND_RESERVED 0xf800 |
176 |
|
177 |
#define PCI_COMMAND_RESERVED_MASK_HI (PCI_COMMAND_RESERVED >> 8) |
178 |
|
179 |
/* Size of the standard PCI config header */
|
180 |
#define PCI_CONFIG_HEADER_SIZE 0x40 |
181 |
/* Size of the standard PCI config space */
|
182 |
#define PCI_CONFIG_SPACE_SIZE 0x100 |
183 |
/* Size of the standart PCIe config space: 4KB */
|
184 |
#define PCIE_CONFIG_SPACE_SIZE 0x1000 |
185 |
|
186 |
#define PCI_NUM_PINS 4 /* A-D */ |
187 |
|
188 |
/* Bits in cap_present field. */
|
189 |
enum {
|
190 |
QEMU_PCI_CAP_MSIX = 0x1,
|
191 |
QEMU_PCI_CAP_EXPRESS = 0x2,
|
192 |
}; |
193 |
|
194 |
struct PCIDevice {
|
195 |
DeviceState qdev; |
196 |
/* PCI config space */
|
197 |
uint8_t *config; |
198 |
|
199 |
/* Used to enable config checks on load. Note that writeable bits are
|
200 |
* never checked even if set in cmask. */
|
201 |
uint8_t *cmask; |
202 |
|
203 |
/* Used to implement R/W bytes */
|
204 |
uint8_t *wmask; |
205 |
|
206 |
/* Used to allocate config space for capabilities. */
|
207 |
uint8_t *used; |
208 |
|
209 |
/* the following fields are read only */
|
210 |
PCIBus *bus; |
211 |
uint32_t devfn; |
212 |
char name[64]; |
213 |
PCIIORegion io_regions[PCI_NUM_REGIONS]; |
214 |
|
215 |
/* do not access the following fields */
|
216 |
PCIConfigReadFunc *config_read; |
217 |
PCIConfigWriteFunc *config_write; |
218 |
|
219 |
/* IRQ objects for the INTA-INTD pins. */
|
220 |
qemu_irq *irq; |
221 |
|
222 |
/* Current IRQ levels. Used internally by the generic PCI code. */
|
223 |
int irq_state[PCI_NUM_PINS];
|
224 |
|
225 |
/* Capability bits */
|
226 |
uint32_t cap_present; |
227 |
|
228 |
/* Offset of MSI-X capability in config space */
|
229 |
uint8_t msix_cap; |
230 |
|
231 |
/* MSI-X entries */
|
232 |
int msix_entries_nr;
|
233 |
|
234 |
/* Space to store MSIX table */
|
235 |
uint8_t *msix_table_page; |
236 |
/* MMIO index used to map MSIX table and pending bit entries. */
|
237 |
int msix_mmio_index;
|
238 |
/* Reference-count for entries actually in use by driver. */
|
239 |
unsigned *msix_entry_used;
|
240 |
/* Region including the MSI-X table */
|
241 |
uint32_t msix_bar_size; |
242 |
/* Version id needed for VMState */
|
243 |
int32_t version_id; |
244 |
}; |
245 |
|
246 |
PCIDevice *pci_register_device(PCIBus *bus, const char *name, |
247 |
int instance_size, int devfn, |
248 |
PCIConfigReadFunc *config_read, |
249 |
PCIConfigWriteFunc *config_write); |
250 |
|
251 |
void pci_register_bar(PCIDevice *pci_dev, int region_num, |
252 |
pcibus_t size, int type,
|
253 |
PCIMapIORegionFunc *map_func); |
254 |
|
255 |
int pci_add_capability(PCIDevice *pci_dev, uint8_t cap_id, uint8_t cap_size);
|
256 |
|
257 |
void pci_del_capability(PCIDevice *pci_dev, uint8_t cap_id, uint8_t cap_size);
|
258 |
|
259 |
void pci_reserve_capability(PCIDevice *pci_dev, uint8_t offset, uint8_t size);
|
260 |
|
261 |
uint8_t pci_find_capability(PCIDevice *pci_dev, uint8_t cap_id); |
262 |
|
263 |
|
264 |
uint32_t pci_default_read_config(PCIDevice *d, |
265 |
uint32_t address, int len);
|
266 |
void pci_default_write_config(PCIDevice *d,
|
267 |
uint32_t address, uint32_t val, int len);
|
268 |
void pci_device_save(PCIDevice *s, QEMUFile *f);
|
269 |
int pci_device_load(PCIDevice *s, QEMUFile *f);
|
270 |
|
271 |
typedef void (*pci_set_irq_fn)(void *opaque, int irq_num, int level); |
272 |
typedef int (*pci_map_irq_fn)(PCIDevice *pci_dev, int irq_num); |
273 |
typedef int (*pci_hotplug_fn)(PCIDevice *pci_dev, int state); |
274 |
void pci_bus_new_inplace(PCIBus *bus, DeviceState *parent,
|
275 |
const char *name, int devfn_min); |
276 |
PCIBus *pci_bus_new(DeviceState *parent, const char *name, int devfn_min); |
277 |
void pci_bus_irqs(PCIBus *bus, pci_set_irq_fn set_irq, pci_map_irq_fn map_irq,
|
278 |
void *irq_opaque, int nirq); |
279 |
void pci_bus_hotplug(PCIBus *bus, pci_hotplug_fn hotplug);
|
280 |
PCIBus *pci_register_bus(DeviceState *parent, const char *name, |
281 |
pci_set_irq_fn set_irq, pci_map_irq_fn map_irq, |
282 |
void *irq_opaque, int devfn_min, int nirq); |
283 |
|
284 |
PCIDevice *pci_nic_init(NICInfo *nd, const char *default_model, |
285 |
const char *default_devaddr); |
286 |
PCIDevice *pci_nic_init_nofail(NICInfo *nd, const char *default_model, |
287 |
const char *default_devaddr); |
288 |
int pci_bus_num(PCIBus *s);
|
289 |
void pci_for_each_device(PCIBus *bus, int bus_num, void (*fn)(PCIBus *bus, PCIDevice *d)); |
290 |
PCIBus *pci_find_root_bus(int domain);
|
291 |
PCIBus *pci_find_bus(PCIBus *bus, int bus_num);
|
292 |
PCIDevice *pci_find_device(PCIBus *bus, int bus_num, int slot, int function); |
293 |
PCIBus *pci_get_bus_devfn(int *devfnp, const char *devaddr); |
294 |
|
295 |
int pci_read_devaddr(Monitor *mon, const char *addr, int *domp, int *busp, |
296 |
unsigned *slotp);
|
297 |
|
298 |
void pci_info(Monitor *mon);
|
299 |
PCIBus *pci_bridge_init(PCIBus *bus, int devfn, uint16_t vid, uint16_t did,
|
300 |
pci_map_irq_fn map_irq, const char *name); |
301 |
PCIDevice *pci_bridge_get_device(PCIBus *bus); |
302 |
|
303 |
static inline void |
304 |
pci_set_byte(uint8_t *config, uint8_t val) |
305 |
{ |
306 |
*config = val; |
307 |
} |
308 |
|
309 |
static inline uint8_t |
310 |
pci_get_byte(uint8_t *config) |
311 |
{ |
312 |
return *config;
|
313 |
} |
314 |
|
315 |
static inline void |
316 |
pci_set_word(uint8_t *config, uint16_t val) |
317 |
{ |
318 |
cpu_to_le16wu((uint16_t *)config, val); |
319 |
} |
320 |
|
321 |
static inline uint16_t |
322 |
pci_get_word(uint8_t *config) |
323 |
{ |
324 |
return le16_to_cpupu((uint16_t *)config);
|
325 |
} |
326 |
|
327 |
static inline void |
328 |
pci_set_long(uint8_t *config, uint32_t val) |
329 |
{ |
330 |
cpu_to_le32wu((uint32_t *)config, val); |
331 |
} |
332 |
|
333 |
static inline uint32_t |
334 |
pci_get_long(uint8_t *config) |
335 |
{ |
336 |
return le32_to_cpupu((uint32_t *)config);
|
337 |
} |
338 |
|
339 |
static inline void |
340 |
pci_set_quad(uint8_t *config, uint64_t val) |
341 |
{ |
342 |
cpu_to_le64w((uint64_t *)config, val); |
343 |
} |
344 |
|
345 |
static inline uint64_t |
346 |
pci_get_quad(uint8_t *config) |
347 |
{ |
348 |
return le64_to_cpup((uint64_t *)config);
|
349 |
} |
350 |
|
351 |
static inline void |
352 |
pci_config_set_vendor_id(uint8_t *pci_config, uint16_t val) |
353 |
{ |
354 |
pci_set_word(&pci_config[PCI_VENDOR_ID], val); |
355 |
} |
356 |
|
357 |
static inline void |
358 |
pci_config_set_device_id(uint8_t *pci_config, uint16_t val) |
359 |
{ |
360 |
pci_set_word(&pci_config[PCI_DEVICE_ID], val); |
361 |
} |
362 |
|
363 |
static inline void |
364 |
pci_config_set_class(uint8_t *pci_config, uint16_t val) |
365 |
{ |
366 |
pci_set_word(&pci_config[PCI_CLASS_DEVICE], val); |
367 |
} |
368 |
|
369 |
typedef int (*pci_qdev_initfn)(PCIDevice *dev); |
370 |
typedef struct { |
371 |
DeviceInfo qdev; |
372 |
pci_qdev_initfn init; |
373 |
PCIUnregisterFunc *exit; |
374 |
PCIConfigReadFunc *config_read; |
375 |
PCIConfigWriteFunc *config_write; |
376 |
|
377 |
/* pci config header type */
|
378 |
uint8_t header_type; |
379 |
|
380 |
/* pcie stuff */
|
381 |
int is_express; /* is this device pci express? */ |
382 |
} PCIDeviceInfo; |
383 |
|
384 |
void pci_qdev_register(PCIDeviceInfo *info);
|
385 |
void pci_qdev_register_many(PCIDeviceInfo *info);
|
386 |
|
387 |
PCIDevice *pci_create(PCIBus *bus, int devfn, const char *name); |
388 |
PCIDevice *pci_create_simple(PCIBus *bus, int devfn, const char *name); |
389 |
|
390 |
static inline int pci_is_express(PCIDevice *d) |
391 |
{ |
392 |
return d->cap_present & QEMU_PCI_CAP_EXPRESS;
|
393 |
} |
394 |
|
395 |
static inline uint32_t pci_config_size(PCIDevice *d) |
396 |
{ |
397 |
return pci_is_express(d) ? PCIE_CONFIG_SPACE_SIZE : PCI_CONFIG_SPACE_SIZE;
|
398 |
} |
399 |
|
400 |
/* These are not pci specific. Should move into a separate header.
|
401 |
* Only pci.c uses them, so keep them here for now.
|
402 |
*/
|
403 |
|
404 |
/* Get last byte of a range from offset + length.
|
405 |
* Undefined for ranges that wrap around 0. */
|
406 |
static inline uint64_t range_get_last(uint64_t offset, uint64_t len) |
407 |
{ |
408 |
return offset + len - 1; |
409 |
} |
410 |
|
411 |
/* Check whether a given range covers a given byte. */
|
412 |
static inline int range_covers_byte(uint64_t offset, uint64_t len, |
413 |
uint64_t byte) |
414 |
{ |
415 |
return offset <= byte && byte <= range_get_last(offset, len);
|
416 |
} |
417 |
|
418 |
/* Check whether 2 given ranges overlap.
|
419 |
* Undefined if ranges that wrap around 0. */
|
420 |
static inline int ranges_overlap(uint64_t first1, uint64_t len1, |
421 |
uint64_t first2, uint64_t len2) |
422 |
{ |
423 |
uint64_t last1 = range_get_last(first1, len1); |
424 |
uint64_t last2 = range_get_last(first2, len2); |
425 |
|
426 |
return !(last2 < first1 || last1 < first2);
|
427 |
} |
428 |
|
429 |
#endif
|