root / hw / pl190.c @ 57c83dac
History | View | Annotate | Download (7.5 kB)
1 | 5fafdf24 | ths | /*
|
---|---|---|---|
2 | cdbdb648 | pbrook | * Arm PrimeCell PL190 Vector Interrupt Controller
|
3 | cdbdb648 | pbrook | *
|
4 | cdbdb648 | pbrook | * Copyright (c) 2006 CodeSourcery.
|
5 | cdbdb648 | pbrook | * Written by Paul Brook
|
6 | cdbdb648 | pbrook | *
|
7 | 8e31bf38 | Matthew Fernandez | * This code is licensed under the GPL.
|
8 | cdbdb648 | pbrook | */
|
9 | cdbdb648 | pbrook | |
10 | 97aff481 | Paul Brook | #include "sysbus.h" |
11 | cdbdb648 | pbrook | |
12 | cdbdb648 | pbrook | /* The number of virtual priority levels. 16 user vectors plus the
|
13 | cdbdb648 | pbrook | unvectored IRQ. Chained interrupts would require an additional level
|
14 | cdbdb648 | pbrook | if implemented. */
|
15 | cdbdb648 | pbrook | |
16 | cdbdb648 | pbrook | #define PL190_NUM_PRIO 17 |
17 | cdbdb648 | pbrook | |
18 | cdbdb648 | pbrook | typedef struct { |
19 | 97aff481 | Paul Brook | SysBusDevice busdev; |
20 | 7f8293bf | Avi Kivity | MemoryRegion iomem; |
21 | cdbdb648 | pbrook | uint32_t level; |
22 | cdbdb648 | pbrook | uint32_t soft_level; |
23 | cdbdb648 | pbrook | uint32_t irq_enable; |
24 | cdbdb648 | pbrook | uint32_t fiq_select; |
25 | cdbdb648 | pbrook | uint8_t vect_control[16];
|
26 | cdbdb648 | pbrook | uint32_t vect_addr[PL190_NUM_PRIO]; |
27 | cdbdb648 | pbrook | /* Mask containing interrupts with higher priority than this one. */
|
28 | cdbdb648 | pbrook | uint32_t prio_mask[PL190_NUM_PRIO + 1];
|
29 | cdbdb648 | pbrook | int protected;
|
30 | cdbdb648 | pbrook | /* Current priority level. */
|
31 | cdbdb648 | pbrook | int priority;
|
32 | cdbdb648 | pbrook | int prev_prio[PL190_NUM_PRIO];
|
33 | d537cf6c | pbrook | qemu_irq irq; |
34 | d537cf6c | pbrook | qemu_irq fiq; |
35 | cdbdb648 | pbrook | } pl190_state; |
36 | cdbdb648 | pbrook | |
37 | cdbdb648 | pbrook | static const unsigned char pl190_id[] = |
38 | cdbdb648 | pbrook | { 0x90, 0x11, 0x04, 0x00, 0x0D, 0xf0, 0x05, 0xb1 }; |
39 | cdbdb648 | pbrook | |
40 | cdbdb648 | pbrook | static inline uint32_t pl190_irq_level(pl190_state *s) |
41 | cdbdb648 | pbrook | { |
42 | cdbdb648 | pbrook | return (s->level | s->soft_level) & s->irq_enable & ~s->fiq_select;
|
43 | cdbdb648 | pbrook | } |
44 | cdbdb648 | pbrook | |
45 | cdbdb648 | pbrook | /* Update interrupts. */
|
46 | cdbdb648 | pbrook | static void pl190_update(pl190_state *s) |
47 | cdbdb648 | pbrook | { |
48 | cdbdb648 | pbrook | uint32_t level = pl190_irq_level(s); |
49 | cdbdb648 | pbrook | int set;
|
50 | cdbdb648 | pbrook | |
51 | cdbdb648 | pbrook | set = (level & s->prio_mask[s->priority]) != 0;
|
52 | d537cf6c | pbrook | qemu_set_irq(s->irq, set); |
53 | cdbdb648 | pbrook | set = ((s->level | s->soft_level) & s->fiq_select) != 0;
|
54 | d537cf6c | pbrook | qemu_set_irq(s->fiq, set); |
55 | cdbdb648 | pbrook | } |
56 | cdbdb648 | pbrook | |
57 | cdbdb648 | pbrook | static void pl190_set_irq(void *opaque, int irq, int level) |
58 | cdbdb648 | pbrook | { |
59 | cdbdb648 | pbrook | pl190_state *s = (pl190_state *)opaque; |
60 | cdbdb648 | pbrook | |
61 | cdbdb648 | pbrook | if (level)
|
62 | cdbdb648 | pbrook | s->level |= 1u << irq;
|
63 | cdbdb648 | pbrook | else
|
64 | cdbdb648 | pbrook | s->level &= ~(1u << irq);
|
65 | cdbdb648 | pbrook | pl190_update(s); |
66 | cdbdb648 | pbrook | } |
67 | cdbdb648 | pbrook | |
68 | cdbdb648 | pbrook | static void pl190_update_vectors(pl190_state *s) |
69 | cdbdb648 | pbrook | { |
70 | cdbdb648 | pbrook | uint32_t mask; |
71 | cdbdb648 | pbrook | int i;
|
72 | cdbdb648 | pbrook | int n;
|
73 | cdbdb648 | pbrook | |
74 | cdbdb648 | pbrook | mask = 0;
|
75 | cdbdb648 | pbrook | for (i = 0; i < 16; i++) |
76 | cdbdb648 | pbrook | { |
77 | cdbdb648 | pbrook | s->prio_mask[i] = mask; |
78 | cdbdb648 | pbrook | if (s->vect_control[i] & 0x20) |
79 | cdbdb648 | pbrook | { |
80 | cdbdb648 | pbrook | n = s->vect_control[i] & 0x1f;
|
81 | cdbdb648 | pbrook | mask |= 1 << n;
|
82 | cdbdb648 | pbrook | } |
83 | cdbdb648 | pbrook | } |
84 | cdbdb648 | pbrook | s->prio_mask[16] = mask;
|
85 | cdbdb648 | pbrook | pl190_update(s); |
86 | cdbdb648 | pbrook | } |
87 | cdbdb648 | pbrook | |
88 | 7f8293bf | Avi Kivity | static uint64_t pl190_read(void *opaque, target_phys_addr_t offset, |
89 | 7f8293bf | Avi Kivity | unsigned size)
|
90 | cdbdb648 | pbrook | { |
91 | cdbdb648 | pbrook | pl190_state *s = (pl190_state *)opaque; |
92 | cdbdb648 | pbrook | int i;
|
93 | cdbdb648 | pbrook | |
94 | cdbdb648 | pbrook | if (offset >= 0xfe0 && offset < 0x1000) { |
95 | cdbdb648 | pbrook | return pl190_id[(offset - 0xfe0) >> 2]; |
96 | cdbdb648 | pbrook | } |
97 | cdbdb648 | pbrook | if (offset >= 0x100 && offset < 0x140) { |
98 | cdbdb648 | pbrook | return s->vect_addr[(offset - 0x100) >> 2]; |
99 | cdbdb648 | pbrook | } |
100 | cdbdb648 | pbrook | if (offset >= 0x200 && offset < 0x240) { |
101 | cdbdb648 | pbrook | return s->vect_control[(offset - 0x200) >> 2]; |
102 | cdbdb648 | pbrook | } |
103 | cdbdb648 | pbrook | switch (offset >> 2) { |
104 | cdbdb648 | pbrook | case 0: /* IRQSTATUS */ |
105 | cdbdb648 | pbrook | return pl190_irq_level(s);
|
106 | cdbdb648 | pbrook | case 1: /* FIQSATUS */ |
107 | cdbdb648 | pbrook | return (s->level | s->soft_level) & s->fiq_select;
|
108 | cdbdb648 | pbrook | case 2: /* RAWINTR */ |
109 | cdbdb648 | pbrook | return s->level | s->soft_level;
|
110 | cdbdb648 | pbrook | case 3: /* INTSELECT */ |
111 | cdbdb648 | pbrook | return s->fiq_select;
|
112 | cdbdb648 | pbrook | case 4: /* INTENABLE */ |
113 | cdbdb648 | pbrook | return s->irq_enable;
|
114 | cdbdb648 | pbrook | case 6: /* SOFTINT */ |
115 | cdbdb648 | pbrook | return s->soft_level;
|
116 | cdbdb648 | pbrook | case 8: /* PROTECTION */ |
117 | cdbdb648 | pbrook | return s->protected;
|
118 | cdbdb648 | pbrook | case 12: /* VECTADDR */ |
119 | cdbdb648 | pbrook | /* Read vector address at the start of an ISR. Increases the
|
120 | cdbdb648 | pbrook | current priority level to that of the current interrupt. */
|
121 | cdbdb648 | pbrook | for (i = 0; i < s->priority; i++) |
122 | cdbdb648 | pbrook | { |
123 | cdbdb648 | pbrook | if ((s->level | s->soft_level) & s->prio_mask[i])
|
124 | cdbdb648 | pbrook | break;
|
125 | cdbdb648 | pbrook | } |
126 | cdbdb648 | pbrook | /* Reading this value with no pending interrupts is undefined.
|
127 | cdbdb648 | pbrook | We return the default address. */
|
128 | cdbdb648 | pbrook | if (i == PL190_NUM_PRIO)
|
129 | cdbdb648 | pbrook | return s->vect_addr[16]; |
130 | cdbdb648 | pbrook | if (i < s->priority)
|
131 | cdbdb648 | pbrook | { |
132 | cdbdb648 | pbrook | s->prev_prio[i] = s->priority; |
133 | cdbdb648 | pbrook | s->priority = i; |
134 | cdbdb648 | pbrook | pl190_update(s); |
135 | cdbdb648 | pbrook | } |
136 | cdbdb648 | pbrook | return s->vect_addr[s->priority];
|
137 | cdbdb648 | pbrook | case 13: /* DEFVECTADDR */ |
138 | cdbdb648 | pbrook | return s->vect_addr[16]; |
139 | cdbdb648 | pbrook | default:
|
140 | 2ac71179 | Paul Brook | hw_error("pl190_read: Bad offset %x\n", (int)offset); |
141 | cdbdb648 | pbrook | return 0; |
142 | cdbdb648 | pbrook | } |
143 | cdbdb648 | pbrook | } |
144 | cdbdb648 | pbrook | |
145 | 7f8293bf | Avi Kivity | static void pl190_write(void *opaque, target_phys_addr_t offset, |
146 | 7f8293bf | Avi Kivity | uint64_t val, unsigned size)
|
147 | cdbdb648 | pbrook | { |
148 | cdbdb648 | pbrook | pl190_state *s = (pl190_state *)opaque; |
149 | cdbdb648 | pbrook | |
150 | cdbdb648 | pbrook | if (offset >= 0x100 && offset < 0x140) { |
151 | cdbdb648 | pbrook | s->vect_addr[(offset - 0x100) >> 2] = val; |
152 | cdbdb648 | pbrook | pl190_update_vectors(s); |
153 | cdbdb648 | pbrook | return;
|
154 | cdbdb648 | pbrook | } |
155 | cdbdb648 | pbrook | if (offset >= 0x200 && offset < 0x240) { |
156 | cdbdb648 | pbrook | s->vect_control[(offset - 0x200) >> 2] = val; |
157 | cdbdb648 | pbrook | pl190_update_vectors(s); |
158 | cdbdb648 | pbrook | return;
|
159 | cdbdb648 | pbrook | } |
160 | cdbdb648 | pbrook | switch (offset >> 2) { |
161 | cdbdb648 | pbrook | case 0: /* SELECT */ |
162 | cdbdb648 | pbrook | /* This is a readonly register, but linux tries to write to it
|
163 | cdbdb648 | pbrook | anyway. Ignore the write. */
|
164 | cdbdb648 | pbrook | break;
|
165 | cdbdb648 | pbrook | case 3: /* INTSELECT */ |
166 | cdbdb648 | pbrook | s->fiq_select = val; |
167 | cdbdb648 | pbrook | break;
|
168 | cdbdb648 | pbrook | case 4: /* INTENABLE */ |
169 | cdbdb648 | pbrook | s->irq_enable |= val; |
170 | cdbdb648 | pbrook | break;
|
171 | cdbdb648 | pbrook | case 5: /* INTENCLEAR */ |
172 | cdbdb648 | pbrook | s->irq_enable &= ~val; |
173 | cdbdb648 | pbrook | break;
|
174 | cdbdb648 | pbrook | case 6: /* SOFTINT */ |
175 | cdbdb648 | pbrook | s->soft_level |= val; |
176 | cdbdb648 | pbrook | break;
|
177 | cdbdb648 | pbrook | case 7: /* SOFTINTCLEAR */ |
178 | cdbdb648 | pbrook | s->soft_level &= ~val; |
179 | cdbdb648 | pbrook | break;
|
180 | cdbdb648 | pbrook | case 8: /* PROTECTION */ |
181 | cdbdb648 | pbrook | /* TODO: Protection (supervisor only access) is not implemented. */
|
182 | cdbdb648 | pbrook | s->protected = val & 1;
|
183 | cdbdb648 | pbrook | break;
|
184 | cdbdb648 | pbrook | case 12: /* VECTADDR */ |
185 | cdbdb648 | pbrook | /* Restore the previous priority level. The value written is
|
186 | cdbdb648 | pbrook | ignored. */
|
187 | cdbdb648 | pbrook | if (s->priority < PL190_NUM_PRIO)
|
188 | cdbdb648 | pbrook | s->priority = s->prev_prio[s->priority]; |
189 | cdbdb648 | pbrook | break;
|
190 | cdbdb648 | pbrook | case 13: /* DEFVECTADDR */ |
191 | 730986e4 | Peter Maydell | s->vect_addr[16] = val;
|
192 | cdbdb648 | pbrook | break;
|
193 | cdbdb648 | pbrook | case 0xc0: /* ITCR */ |
194 | 2ac71179 | Paul Brook | if (val) {
|
195 | 2ac71179 | Paul Brook | hw_error("pl190: Test mode not implemented\n");
|
196 | 2ac71179 | Paul Brook | } |
197 | cdbdb648 | pbrook | break;
|
198 | cdbdb648 | pbrook | default:
|
199 | 2ac71179 | Paul Brook | hw_error("pl190_write: Bad offset %x\n", (int)offset); |
200 | cdbdb648 | pbrook | return;
|
201 | cdbdb648 | pbrook | } |
202 | cdbdb648 | pbrook | pl190_update(s); |
203 | cdbdb648 | pbrook | } |
204 | cdbdb648 | pbrook | |
205 | 7f8293bf | Avi Kivity | static const MemoryRegionOps pl190_ops = { |
206 | 7f8293bf | Avi Kivity | .read = pl190_read, |
207 | 7f8293bf | Avi Kivity | .write = pl190_write, |
208 | 7f8293bf | Avi Kivity | .endianness = DEVICE_NATIVE_ENDIAN, |
209 | cdbdb648 | pbrook | }; |
210 | cdbdb648 | pbrook | |
211 | ac49d750 | Peter Maydell | static void pl190_reset(DeviceState *d) |
212 | cdbdb648 | pbrook | { |
213 | ac49d750 | Peter Maydell | pl190_state *s = DO_UPCAST(pl190_state, busdev.qdev, d); |
214 | cdbdb648 | pbrook | int i;
|
215 | cdbdb648 | pbrook | |
216 | cdbdb648 | pbrook | for (i = 0; i < 16; i++) |
217 | cdbdb648 | pbrook | { |
218 | cdbdb648 | pbrook | s->vect_addr[i] = 0;
|
219 | cdbdb648 | pbrook | s->vect_control[i] = 0;
|
220 | cdbdb648 | pbrook | } |
221 | cdbdb648 | pbrook | s->vect_addr[16] = 0; |
222 | cdbdb648 | pbrook | s->prio_mask[17] = 0xffffffff; |
223 | cdbdb648 | pbrook | s->priority = PL190_NUM_PRIO; |
224 | cdbdb648 | pbrook | pl190_update_vectors(s); |
225 | cdbdb648 | pbrook | } |
226 | cdbdb648 | pbrook | |
227 | 81a322d4 | Gerd Hoffmann | static int pl190_init(SysBusDevice *dev) |
228 | cdbdb648 | pbrook | { |
229 | 97aff481 | Paul Brook | pl190_state *s = FROM_SYSBUS(pl190_state, dev); |
230 | cdbdb648 | pbrook | |
231 | 7f8293bf | Avi Kivity | memory_region_init_io(&s->iomem, &pl190_ops, s, "pl190", 0x1000); |
232 | 750ecd44 | Avi Kivity | sysbus_init_mmio(dev, &s->iomem); |
233 | 067a3ddc | Paul Brook | qdev_init_gpio_in(&dev->qdev, pl190_set_irq, 32);
|
234 | 97aff481 | Paul Brook | sysbus_init_irq(dev, &s->irq); |
235 | 97aff481 | Paul Brook | sysbus_init_irq(dev, &s->fiq); |
236 | 81a322d4 | Gerd Hoffmann | return 0; |
237 | cdbdb648 | pbrook | } |
238 | 97aff481 | Paul Brook | |
239 | ac49d750 | Peter Maydell | static const VMStateDescription vmstate_pl190 = { |
240 | ac49d750 | Peter Maydell | .name = "pl190",
|
241 | ac49d750 | Peter Maydell | .version_id = 1,
|
242 | ac49d750 | Peter Maydell | .minimum_version_id = 1,
|
243 | ac49d750 | Peter Maydell | .fields = (VMStateField[]) { |
244 | ac49d750 | Peter Maydell | VMSTATE_UINT32(level, pl190_state), |
245 | ac49d750 | Peter Maydell | VMSTATE_UINT32(soft_level, pl190_state), |
246 | ac49d750 | Peter Maydell | VMSTATE_UINT32(irq_enable, pl190_state), |
247 | ac49d750 | Peter Maydell | VMSTATE_UINT32(fiq_select, pl190_state), |
248 | ac49d750 | Peter Maydell | VMSTATE_UINT8_ARRAY(vect_control, pl190_state, 16),
|
249 | ac49d750 | Peter Maydell | VMSTATE_UINT32_ARRAY(vect_addr, pl190_state, PL190_NUM_PRIO), |
250 | ac49d750 | Peter Maydell | VMSTATE_UINT32_ARRAY(prio_mask, pl190_state, PL190_NUM_PRIO+1),
|
251 | ac49d750 | Peter Maydell | VMSTATE_INT32(protected, pl190_state), |
252 | ac49d750 | Peter Maydell | VMSTATE_INT32(priority, pl190_state), |
253 | ac49d750 | Peter Maydell | VMSTATE_INT32_ARRAY(prev_prio, pl190_state, PL190_NUM_PRIO), |
254 | ac49d750 | Peter Maydell | VMSTATE_END_OF_LIST() |
255 | ac49d750 | Peter Maydell | } |
256 | ac49d750 | Peter Maydell | }; |
257 | ac49d750 | Peter Maydell | |
258 | 999e12bb | Anthony Liguori | static void pl190_class_init(ObjectClass *klass, void *data) |
259 | 999e12bb | Anthony Liguori | { |
260 | 39bffca2 | Anthony Liguori | DeviceClass *dc = DEVICE_CLASS(klass); |
261 | 999e12bb | Anthony Liguori | SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
262 | 999e12bb | Anthony Liguori | |
263 | 999e12bb | Anthony Liguori | k->init = pl190_init; |
264 | 39bffca2 | Anthony Liguori | dc->no_user = 1;
|
265 | 39bffca2 | Anthony Liguori | dc->reset = pl190_reset; |
266 | 39bffca2 | Anthony Liguori | dc->vmsd = &vmstate_pl190; |
267 | 999e12bb | Anthony Liguori | } |
268 | 999e12bb | Anthony Liguori | |
269 | 39bffca2 | Anthony Liguori | static TypeInfo pl190_info = {
|
270 | 39bffca2 | Anthony Liguori | .name = "pl190",
|
271 | 39bffca2 | Anthony Liguori | .parent = TYPE_SYS_BUS_DEVICE, |
272 | 39bffca2 | Anthony Liguori | .instance_size = sizeof(pl190_state),
|
273 | 39bffca2 | Anthony Liguori | .class_init = pl190_class_init, |
274 | ac49d750 | Peter Maydell | }; |
275 | ac49d750 | Peter Maydell | |
276 | 97aff481 | Paul Brook | static void pl190_register_devices(void) |
277 | 97aff481 | Paul Brook | { |
278 | 39bffca2 | Anthony Liguori | type_register_static(&pl190_info); |
279 | 97aff481 | Paul Brook | } |
280 | 97aff481 | Paul Brook | |
281 | 97aff481 | Paul Brook | device_init(pl190_register_devices) |