root / hw / pxa.h @ 57c83dac
History | View | Annotate | Download (5.4 kB)
1 | c1713132 | balrog | /*
|
---|---|---|---|
2 | c1713132 | balrog | * Intel XScale PXA255/270 processor support.
|
3 | c1713132 | balrog | *
|
4 | c1713132 | balrog | * Copyright (c) 2006 Openedhand Ltd.
|
5 | c1713132 | balrog | * Written by Andrzej Zaborowski <balrog@zabor.org>
|
6 | c1713132 | balrog | *
|
7 | 8e31bf38 | Matthew Fernandez | * This code is licensed under the GNU GPL v2.
|
8 | c1713132 | balrog | */
|
9 | c1713132 | balrog | #ifndef PXA_H
|
10 | c1713132 | balrog | # define PXA_H "pxa.h" |
11 | c1713132 | balrog | |
12 | a6dc4c2d | Richard Henderson | #include "memory.h" |
13 | a6dc4c2d | Richard Henderson | |
14 | c1713132 | balrog | /* Interrupt numbers */
|
15 | c1713132 | balrog | # define PXA2XX_PIC_SSP3 0 |
16 | c1713132 | balrog | # define PXA2XX_PIC_USBH2 2 |
17 | c1713132 | balrog | # define PXA2XX_PIC_USBH1 3 |
18 | 31b87f2e | balrog | # define PXA2XX_PIC_KEYPAD 4 |
19 | c1713132 | balrog | # define PXA2XX_PIC_PWRI2C 6 |
20 | c1713132 | balrog | # define PXA25X_PIC_HWUART 7 |
21 | c1713132 | balrog | # define PXA27X_PIC_OST_4_11 7 |
22 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_0 8 |
23 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_1 9 |
24 | c1713132 | balrog | # define PXA2XX_PIC_GPIO_X 10 |
25 | c1713132 | balrog | # define PXA2XX_PIC_I2S 13 |
26 | c1713132 | balrog | # define PXA26X_PIC_ASSP 15 |
27 | c1713132 | balrog | # define PXA25X_PIC_NSSP 16 |
28 | c1713132 | balrog | # define PXA27X_PIC_SSP2 16 |
29 | c1713132 | balrog | # define PXA2XX_PIC_LCD 17 |
30 | c1713132 | balrog | # define PXA2XX_PIC_I2C 18 |
31 | c1713132 | balrog | # define PXA2XX_PIC_ICP 19 |
32 | c1713132 | balrog | # define PXA2XX_PIC_STUART 20 |
33 | c1713132 | balrog | # define PXA2XX_PIC_BTUART 21 |
34 | c1713132 | balrog | # define PXA2XX_PIC_FFUART 22 |
35 | c1713132 | balrog | # define PXA2XX_PIC_MMC 23 |
36 | c1713132 | balrog | # define PXA2XX_PIC_SSP 24 |
37 | c1713132 | balrog | # define PXA2XX_PIC_DMA 25 |
38 | c1713132 | balrog | # define PXA2XX_PIC_OST_0 26 |
39 | c1713132 | balrog | # define PXA2XX_PIC_RTC1HZ 30 |
40 | c1713132 | balrog | # define PXA2XX_PIC_RTCALARM 31 |
41 | c1713132 | balrog | |
42 | c1713132 | balrog | /* DMA requests */
|
43 | c1713132 | balrog | # define PXA2XX_RX_RQ_I2S 2 |
44 | c1713132 | balrog | # define PXA2XX_TX_RQ_I2S 3 |
45 | c1713132 | balrog | # define PXA2XX_RX_RQ_BTUART 4 |
46 | c1713132 | balrog | # define PXA2XX_TX_RQ_BTUART 5 |
47 | c1713132 | balrog | # define PXA2XX_RX_RQ_FFUART 6 |
48 | c1713132 | balrog | # define PXA2XX_TX_RQ_FFUART 7 |
49 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP1 13 |
50 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP1 14 |
51 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP2 15 |
52 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP2 16 |
53 | c1713132 | balrog | # define PXA2XX_RX_RQ_ICP 17 |
54 | c1713132 | balrog | # define PXA2XX_TX_RQ_ICP 18 |
55 | c1713132 | balrog | # define PXA2XX_RX_RQ_STUART 19 |
56 | c1713132 | balrog | # define PXA2XX_TX_RQ_STUART 20 |
57 | c1713132 | balrog | # define PXA2XX_RX_RQ_MMCI 21 |
58 | c1713132 | balrog | # define PXA2XX_TX_RQ_MMCI 22 |
59 | c1713132 | balrog | # define PXA2XX_USB_RQ(x) ((x) + 24) |
60 | c1713132 | balrog | # define PXA2XX_RX_RQ_SSP3 66 |
61 | c1713132 | balrog | # define PXA2XX_TX_RQ_SSP3 67 |
62 | c1713132 | balrog | |
63 | d95b2f8d | balrog | # define PXA2XX_SDRAM_BASE 0xa0000000 |
64 | d95b2f8d | balrog | # define PXA2XX_INTERNAL_BASE 0x5c000000 |
65 | a07dec22 | balrog | # define PXA2XX_INTERNAL_SIZE 0x40000 |
66 | c1713132 | balrog | |
67 | c1713132 | balrog | /* pxa2xx_pic.c */
|
68 | e1f8c729 | Dmitry Eremin-Solenikov | DeviceState *pxa2xx_pic_init(target_phys_addr_t base, CPUState *env); |
69 | c1713132 | balrog | |
70 | c1713132 | balrog | /* pxa2xx_gpio.c */
|
71 | 0bb53337 | Dmitry Eremin-Solenikov | DeviceState *pxa2xx_gpio_init(target_phys_addr_t base, |
72 | e1f8c729 | Dmitry Eremin-Solenikov | CPUState *env, DeviceState *pic, int lines);
|
73 | 0bb53337 | Dmitry Eremin-Solenikov | void pxa2xx_gpio_read_notifier(DeviceState *dev, qemu_irq handler);
|
74 | c1713132 | balrog | |
75 | c1713132 | balrog | /* pxa2xx_dma.c */
|
76 | 2115c019 | Andrzej Zaborowski | DeviceState *pxa255_dma_init(target_phys_addr_t base, qemu_irq irq); |
77 | 2115c019 | Andrzej Zaborowski | DeviceState *pxa27x_dma_init(target_phys_addr_t base, qemu_irq irq); |
78 | c1713132 | balrog | |
79 | a171fe39 | balrog | /* pxa2xx_lcd.c */
|
80 | bc24a225 | Paul Brook | typedef struct PXA2xxLCDState PXA2xxLCDState; |
81 | 5a6fdd91 | Benoît Canet | PXA2xxLCDState *pxa2xx_lcdc_init(MemoryRegion *sysmem, |
82 | 5a6fdd91 | Benoît Canet | target_phys_addr_t base, qemu_irq irq); |
83 | bc24a225 | Paul Brook | void pxa2xx_lcd_vsync_notifier(PXA2xxLCDState *s, qemu_irq handler);
|
84 | a171fe39 | balrog | void pxa2xx_lcdc_oritentation(void *opaque, int angle); |
85 | a171fe39 | balrog | |
86 | a171fe39 | balrog | /* pxa2xx_mmci.c */
|
87 | bc24a225 | Paul Brook | typedef struct PXA2xxMMCIState PXA2xxMMCIState; |
88 | 2bf90458 | Benoît Canet | PXA2xxMMCIState *pxa2xx_mmci_init(MemoryRegion *sysmem, |
89 | 2bf90458 | Benoît Canet | target_phys_addr_t base, |
90 | 2115c019 | Andrzej Zaborowski | BlockDriverState *bd, qemu_irq irq, |
91 | 2115c019 | Andrzej Zaborowski | qemu_irq rx_dma, qemu_irq tx_dma); |
92 | bc24a225 | Paul Brook | void pxa2xx_mmci_handlers(PXA2xxMMCIState *s, qemu_irq readonly,
|
93 | 02ce600c | balrog | qemu_irq coverswitch); |
94 | a171fe39 | balrog | |
95 | a171fe39 | balrog | /* pxa2xx_pcmcia.c */
|
96 | bc24a225 | Paul Brook | typedef struct PXA2xxPCMCIAState PXA2xxPCMCIAState; |
97 | 354a8c06 | Benoît Canet | PXA2xxPCMCIAState *pxa2xx_pcmcia_init(MemoryRegion *sysmem, |
98 | 354a8c06 | Benoît Canet | target_phys_addr_t base); |
99 | bc24a225 | Paul Brook | int pxa2xx_pcmcia_attach(void *opaque, PCMCIACardState *card); |
100 | a171fe39 | balrog | int pxa2xx_pcmcia_dettach(void *opaque); |
101 | a171fe39 | balrog | void pxa2xx_pcmcia_set_irq_cb(void *opaque, qemu_irq irq, qemu_irq cd_irq); |
102 | a171fe39 | balrog | |
103 | 31b87f2e | balrog | /* pxa2xx_keypad.c */
|
104 | 31b87f2e | balrog | struct keymap {
|
105 | 31b87f2e | balrog | int column;
|
106 | 31b87f2e | balrog | int row;
|
107 | 31b87f2e | balrog | }; |
108 | bc24a225 | Paul Brook | typedef struct PXA2xxKeyPadState PXA2xxKeyPadState; |
109 | 6cd816b8 | Benoît Canet | PXA2xxKeyPadState *pxa27x_keypad_init(MemoryRegion *sysmem, |
110 | 6cd816b8 | Benoît Canet | target_phys_addr_t base, |
111 | 6cd816b8 | Benoît Canet | qemu_irq irq); |
112 | bc24a225 | Paul Brook | void pxa27x_register_keypad(PXA2xxKeyPadState *kp, struct keymap *map, |
113 | 31b87f2e | balrog | int size);
|
114 | 31b87f2e | balrog | |
115 | c1713132 | balrog | /* pxa2xx.c */
|
116 | bc24a225 | Paul Brook | typedef struct PXA2xxI2CState PXA2xxI2CState; |
117 | c227f099 | Anthony Liguori | PXA2xxI2CState *pxa2xx_i2c_init(target_phys_addr_t base, |
118 | 2a163929 | balrog | qemu_irq irq, uint32_t page_size); |
119 | bc24a225 | Paul Brook | i2c_bus *pxa2xx_i2c_bus(PXA2xxI2CState *s); |
120 | 3f582262 | balrog | |
121 | bc24a225 | Paul Brook | typedef struct PXA2xxI2SState PXA2xxI2SState; |
122 | bc24a225 | Paul Brook | typedef struct PXA2xxFIrState PXA2xxFIrState; |
123 | c1713132 | balrog | |
124 | bc24a225 | Paul Brook | typedef struct { |
125 | c1713132 | balrog | CPUState *env; |
126 | e1f8c729 | Dmitry Eremin-Solenikov | DeviceState *pic; |
127 | 38641a52 | balrog | qemu_irq reset; |
128 | adfc39ea | Avi Kivity | MemoryRegion sdram; |
129 | adfc39ea | Avi Kivity | MemoryRegion internal; |
130 | adfc39ea | Avi Kivity | MemoryRegion cm_iomem; |
131 | adfc39ea | Avi Kivity | MemoryRegion mm_iomem; |
132 | adfc39ea | Avi Kivity | MemoryRegion pm_iomem; |
133 | 2115c019 | Andrzej Zaborowski | DeviceState *dma; |
134 | 0bb53337 | Dmitry Eremin-Solenikov | DeviceState *gpio; |
135 | bc24a225 | Paul Brook | PXA2xxLCDState *lcd; |
136 | a984a69e | Paul Brook | SSIBus **ssp; |
137 | bc24a225 | Paul Brook | PXA2xxI2CState *i2c[2];
|
138 | bc24a225 | Paul Brook | PXA2xxMMCIState *mmc; |
139 | bc24a225 | Paul Brook | PXA2xxPCMCIAState *pcmcia[2];
|
140 | bc24a225 | Paul Brook | PXA2xxI2SState *i2s; |
141 | bc24a225 | Paul Brook | PXA2xxFIrState *fir; |
142 | bc24a225 | Paul Brook | PXA2xxKeyPadState *kp; |
143 | c1713132 | balrog | |
144 | c1713132 | balrog | /* Power management */
|
145 | c227f099 | Anthony Liguori | target_phys_addr_t pm_base; |
146 | c1713132 | balrog | uint32_t pm_regs[0x40];
|
147 | c1713132 | balrog | |
148 | c1713132 | balrog | /* Clock management */
|
149 | c227f099 | Anthony Liguori | target_phys_addr_t cm_base; |
150 | c1713132 | balrog | uint32_t cm_regs[4];
|
151 | c1713132 | balrog | uint32_t clkcfg; |
152 | c1713132 | balrog | |
153 | c1713132 | balrog | /* Memory management */
|
154 | c227f099 | Anthony Liguori | target_phys_addr_t mm_base; |
155 | c1713132 | balrog | uint32_t mm_regs[0x1a];
|
156 | c1713132 | balrog | |
157 | c1713132 | balrog | /* Performance monitoring */
|
158 | c1713132 | balrog | uint32_t pmnc; |
159 | bc24a225 | Paul Brook | } PXA2xxState; |
160 | c1713132 | balrog | |
161 | bc24a225 | Paul Brook | struct PXA2xxI2SState {
|
162 | 9c843933 | Avi Kivity | MemoryRegion iomem; |
163 | c1713132 | balrog | qemu_irq irq; |
164 | 2115c019 | Andrzej Zaborowski | qemu_irq rx_dma; |
165 | 2115c019 | Andrzej Zaborowski | qemu_irq tx_dma; |
166 | c1713132 | balrog | void (*data_req)(void *, int, int); |
167 | c1713132 | balrog | |
168 | c1713132 | balrog | uint32_t control[2];
|
169 | c1713132 | balrog | uint32_t status; |
170 | c1713132 | balrog | uint32_t mask; |
171 | c1713132 | balrog | uint32_t clk; |
172 | c1713132 | balrog | |
173 | c1713132 | balrog | int enable;
|
174 | c1713132 | balrog | int rx_len;
|
175 | c1713132 | balrog | int tx_len;
|
176 | c1713132 | balrog | void (*codec_out)(void *, uint32_t); |
177 | c1713132 | balrog | uint32_t (*codec_in)(void *);
|
178 | c1713132 | balrog | void *opaque;
|
179 | c1713132 | balrog | |
180 | c1713132 | balrog | int fifo_len;
|
181 | c1713132 | balrog | uint32_t fifo[16];
|
182 | c1713132 | balrog | }; |
183 | c1713132 | balrog | |
184 | c1713132 | balrog | # define PA_FMT "0x%08lx" |
185 | 444ce241 | bellard | # define REG_FMT "0x" TARGET_FMT_plx |
186 | c1713132 | balrog | |
187 | a6dc4c2d | Richard Henderson | PXA2xxState *pxa270_init(MemoryRegion *address_space, unsigned int sdram_size, |
188 | a6dc4c2d | Richard Henderson | const char *revision); |
189 | a6dc4c2d | Richard Henderson | PXA2xxState *pxa255_init(MemoryRegion *address_space, unsigned int sdram_size); |
190 | c1713132 | balrog | |
191 | c1713132 | balrog | #endif /* PXA_H */ |