Revision 58850dad
| b/gdbstub.c | ||
|---|---|---|
| 538 | 538 |
|
| 539 | 539 |
#elif defined (TARGET_ARM) |
| 540 | 540 |
|
| 541 |
/* Old gdb always expect FPA registers. Newer (xml-aware) gdb only expect |
|
| 542 |
whatever the target description contains. Due to a historical mishap |
|
| 543 |
the FPA registers appear in between core integer regs and the CPSR. |
|
| 544 |
We hack round this by giving the FPA regs zero size when talking to a |
|
| 545 |
newer gdb. */ |
|
| 546 | 541 |
#define GDB_CORE_XML "arm-core.xml" |
| 547 | 542 |
|
| 548 |
static int cpu_gdb_read_register(CPUARMState *env, uint8_t *mem_buf, int n) |
|
| 549 |
{
|
|
| 550 |
if (n < 16) {
|
|
| 551 |
/* Core integer register. */ |
|
| 552 |
GET_REG32(env->regs[n]); |
|
| 553 |
} |
|
| 554 |
if (n < 24) {
|
|
| 555 |
/* FPA registers. */ |
|
| 556 |
if (gdb_has_xml) {
|
|
| 557 |
return 0; |
|
| 558 |
} |
|
| 559 |
memset(mem_buf, 0, 12); |
|
| 560 |
return 12; |
|
| 561 |
} |
|
| 562 |
switch (n) {
|
|
| 563 |
case 24: |
|
| 564 |
/* FPA status register. */ |
|
| 565 |
if (gdb_has_xml) {
|
|
| 566 |
return 0; |
|
| 567 |
} |
|
| 568 |
GET_REG32(0); |
|
| 569 |
case 25: |
|
| 570 |
/* CPSR */ |
|
| 571 |
GET_REG32(cpsr_read(env)); |
|
| 572 |
} |
|
| 573 |
/* Unknown register. */ |
|
| 574 |
return 0; |
|
| 575 |
} |
|
| 576 |
|
|
| 577 |
static int cpu_gdb_write_register(CPUARMState *env, uint8_t *mem_buf, int n) |
|
| 578 |
{
|
|
| 579 |
uint32_t tmp; |
|
| 580 |
|
|
| 581 |
tmp = ldl_p(mem_buf); |
|
| 582 |
|
|
| 583 |
/* Mask out low bit of PC to workaround gdb bugs. This will probably |
|
| 584 |
cause problems if we ever implement the Jazelle DBX extensions. */ |
|
| 585 |
if (n == 15) {
|
|
| 586 |
tmp &= ~1; |
|
| 587 |
} |
|
| 588 |
|
|
| 589 |
if (n < 16) {
|
|
| 590 |
/* Core integer register. */ |
|
| 591 |
env->regs[n] = tmp; |
|
| 592 |
return 4; |
|
| 593 |
} |
|
| 594 |
if (n < 24) { /* 16-23 */
|
|
| 595 |
/* FPA registers (ignored). */ |
|
| 596 |
if (gdb_has_xml) {
|
|
| 597 |
return 0; |
|
| 598 |
} |
|
| 599 |
return 12; |
|
| 600 |
} |
|
| 601 |
switch (n) {
|
|
| 602 |
case 24: |
|
| 603 |
/* FPA status register (ignored). */ |
|
| 604 |
if (gdb_has_xml) {
|
|
| 605 |
return 0; |
|
| 606 |
} |
|
| 607 |
return 4; |
|
| 608 |
case 25: |
|
| 609 |
/* CPSR */ |
|
| 610 |
cpsr_write(env, tmp, 0xffffffff); |
|
| 611 |
return 4; |
|
| 612 |
} |
|
| 613 |
/* Unknown register. */ |
|
| 614 |
return 0; |
|
| 615 |
} |
|
| 543 |
#include "target-arm/gdbstub.c" |
|
| 616 | 544 |
|
| 617 | 545 |
#elif defined (TARGET_M68K) |
| 618 | 546 |
|
| b/target-arm/gdbstub.c | ||
|---|---|---|
| 1 |
/* |
|
| 2 |
* ARM gdb server stub |
|
| 3 |
* |
|
| 4 |
* Copyright (c) 2003-2005 Fabrice Bellard |
|
| 5 |
* Copyright (c) 2013 SUSE LINUX Products GmbH |
|
| 6 |
* |
|
| 7 |
* This library is free software; you can redistribute it and/or |
|
| 8 |
* modify it under the terms of the GNU Lesser General Public |
|
| 9 |
* License as published by the Free Software Foundation; either |
|
| 10 |
* version 2 of the License, or (at your option) any later version. |
|
| 11 |
* |
|
| 12 |
* This library is distributed in the hope that it will be useful, |
|
| 13 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
|
| 14 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU |
|
| 15 |
* Lesser General Public License for more details. |
|
| 16 |
* |
|
| 17 |
* You should have received a copy of the GNU Lesser General Public |
|
| 18 |
* License along with this library; if not, see <http://www.gnu.org/licenses/>. |
|
| 19 |
*/ |
|
| 20 |
|
|
| 21 |
/* Old gdb always expect FPA registers. Newer (xml-aware) gdb only expect |
|
| 22 |
whatever the target description contains. Due to a historical mishap |
|
| 23 |
the FPA registers appear in between core integer regs and the CPSR. |
|
| 24 |
We hack round this by giving the FPA regs zero size when talking to a |
|
| 25 |
newer gdb. */ |
|
| 26 |
|
|
| 27 |
static int cpu_gdb_read_register(CPUARMState *env, uint8_t *mem_buf, int n) |
|
| 28 |
{
|
|
| 29 |
if (n < 16) {
|
|
| 30 |
/* Core integer register. */ |
|
| 31 |
GET_REG32(env->regs[n]); |
|
| 32 |
} |
|
| 33 |
if (n < 24) {
|
|
| 34 |
/* FPA registers. */ |
|
| 35 |
if (gdb_has_xml) {
|
|
| 36 |
return 0; |
|
| 37 |
} |
|
| 38 |
memset(mem_buf, 0, 12); |
|
| 39 |
return 12; |
|
| 40 |
} |
|
| 41 |
switch (n) {
|
|
| 42 |
case 24: |
|
| 43 |
/* FPA status register. */ |
|
| 44 |
if (gdb_has_xml) {
|
|
| 45 |
return 0; |
|
| 46 |
} |
|
| 47 |
GET_REG32(0); |
|
| 48 |
case 25: |
|
| 49 |
/* CPSR */ |
|
| 50 |
GET_REG32(cpsr_read(env)); |
|
| 51 |
} |
|
| 52 |
/* Unknown register. */ |
|
| 53 |
return 0; |
|
| 54 |
} |
|
| 55 |
|
|
| 56 |
static int cpu_gdb_write_register(CPUARMState *env, uint8_t *mem_buf, int n) |
|
| 57 |
{
|
|
| 58 |
uint32_t tmp; |
|
| 59 |
|
|
| 60 |
tmp = ldl_p(mem_buf); |
|
| 61 |
|
|
| 62 |
/* Mask out low bit of PC to workaround gdb bugs. This will probably |
|
| 63 |
cause problems if we ever implement the Jazelle DBX extensions. */ |
|
| 64 |
if (n == 15) {
|
|
| 65 |
tmp &= ~1; |
|
| 66 |
} |
|
| 67 |
|
|
| 68 |
if (n < 16) {
|
|
| 69 |
/* Core integer register. */ |
|
| 70 |
env->regs[n] = tmp; |
|
| 71 |
return 4; |
|
| 72 |
} |
|
| 73 |
if (n < 24) { /* 16-23 */
|
|
| 74 |
/* FPA registers (ignored). */ |
|
| 75 |
if (gdb_has_xml) {
|
|
| 76 |
return 0; |
|
| 77 |
} |
|
| 78 |
return 12; |
|
| 79 |
} |
|
| 80 |
switch (n) {
|
|
| 81 |
case 24: |
|
| 82 |
/* FPA status register (ignored). */ |
|
| 83 |
if (gdb_has_xml) {
|
|
| 84 |
return 0; |
|
| 85 |
} |
|
| 86 |
return 4; |
|
| 87 |
case 25: |
|
| 88 |
/* CPSR */ |
|
| 89 |
cpsr_write(env, tmp, 0xffffffff); |
|
| 90 |
return 4; |
|
| 91 |
} |
|
| 92 |
/* Unknown register. */ |
|
| 93 |
return 0; |
|
| 94 |
} |
|
Also available in: Unified diff