Archipelago » qemu

/*

 * Sparc64 interrupt helpers

 *

 *  Copyright (c) 2003-2005 Fabrice Bellard

 *

 * This library is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public

 * License as published by the Free Software Foundation; either

 * version 2 of the License, or (at your option) any later version.

 *

 * This library is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU

 * Lesser General Public License for more details.

 *

 * You should have received a copy of the GNU Lesser General Public

 * License along with this library; if not, see <http://www.gnu.org/licenses/>.

 */

#include "cpu.h"

#include "helper.h"

#include "trace.h"

#define DEBUG_PCALL

#ifdef DEBUG_PCALL

static const char * const excp_names[0x80] = {

    [TT_TFAULT] = "Instruction Access Fault",

    [TT_TMISS] = "Instruction Access MMU Miss",

    [TT_CODE_ACCESS] = "Instruction Access Error",

    [TT_ILL_INSN] = "Illegal Instruction",

    [TT_PRIV_INSN] = "Privileged Instruction",

    [TT_NFPU_INSN] = "FPU Disabled",

    [TT_FP_EXCP] = "FPU Exception",

    [TT_TOVF] = "Tag Overflow",

    [TT_CLRWIN] = "Clean Windows",

    [TT_DIV_ZERO] = "Division By Zero",

    [TT_DFAULT] = "Data Access Fault",

    [TT_DMISS] = "Data Access MMU Miss",

    [TT_DATA_ACCESS] = "Data Access Error",

    [TT_DPROT] = "Data Protection Error",

    [TT_UNALIGNED] = "Unaligned Memory Access",

    [TT_PRIV_ACT] = "Privileged Action",

    [TT_EXTINT | 0x1] = "External Interrupt 1",

    [TT_EXTINT | 0x2] = "External Interrupt 2",

    [TT_EXTINT | 0x3] = "External Interrupt 3",

    [TT_EXTINT | 0x4] = "External Interrupt 4",

    [TT_EXTINT | 0x5] = "External Interrupt 5",

    [TT_EXTINT | 0x6] = "External Interrupt 6",

    [TT_EXTINT | 0x7] = "External Interrupt 7",

    [TT_EXTINT | 0x8] = "External Interrupt 8",

    [TT_EXTINT | 0x9] = "External Interrupt 9",

    [TT_EXTINT | 0xa] = "External Interrupt 10",

    [TT_EXTINT | 0xb] = "External Interrupt 11",

    [TT_EXTINT | 0xc] = "External Interrupt 12",

    [TT_EXTINT | 0xd] = "External Interrupt 13",

    [TT_EXTINT | 0xe] = "External Interrupt 14",

    [TT_EXTINT | 0xf] = "External Interrupt 15",

};

#endif

void sparc_cpu_do_interrupt(CPUState *cs)

{

    SPARCCPU *cpu = SPARC_CPU(cs);

    CPUSPARCState *env = &cpu->env;

    int intno = env->exception_index;

    trap_state *tsptr;

    /* Compute PSR before exposing state.  */

    if (env->cc_op != CC_OP_FLAGS) {

        cpu_get_psr(env);

    }

#ifdef DEBUG_PCALL

    if (qemu_loglevel_mask(CPU_LOG_INT)) {

        static int count;

        const char *name;

        if (intno < 0 || intno >= 0x180) {

            name = "Unknown";

        } else if (intno >= 0x100) {

            name = "Trap Instruction";

        } else if (intno >= 0xc0) {

            name = "Window Fill";

        } else if (intno >= 0x80) {

            name = "Window Spill";

        } else {

            name = excp_names[intno];

            if (!name) {

                name = "Unknown";

            }

        }

        qemu_log("%6d: %s (v=%04x)\n", count, name, intno);

        log_cpu_state(cs, 0);

#if 0

        {

            int i;

            uint8_t *ptr;

            qemu_log("       code=");

            ptr = (uint8_t *)env->pc;

            for (i = 0; i < 16; i++) {

                qemu_log(" %02x", ldub(ptr + i));

            }

            qemu_log("\n");

        }

#endif

        count++;

    }

#endif

#if !defined(CONFIG_USER_ONLY)

    if (env->tl >= env->maxtl) {

        cpu_abort(env, "Trap 0x%04x while trap level (%d) >= MAXTL (%d),"

                  " Error state", env->exception_index, env->tl, env->maxtl);

        return;

    }

#endif

    if (env->tl < env->maxtl - 1) {

        env->tl++;

    } else {

        env->pstate |= PS_RED;

        if (env->tl < env->maxtl) {

            env->tl++;

        }

    }

    tsptr = cpu_tsptr(env);

    tsptr->tstate = (cpu_get_ccr(env) << 32) |

        ((env->asi & 0xff) << 24) | ((env->pstate & 0xf3f) << 8) |

        cpu_get_cwp64(env);

    tsptr->tpc = env->pc;

    tsptr->tnpc = env->npc;

    tsptr->tt = intno;

    switch (intno) {

    case TT_IVEC:

        cpu_change_pstate(env, PS_PEF | PS_PRIV | PS_IG);

        break;

    case TT_TFAULT:

    case TT_DFAULT:

    case TT_TMISS ... TT_TMISS + 3:

    case TT_DMISS ... TT_DMISS + 3:

    case TT_DPROT ... TT_DPROT + 3:

        cpu_change_pstate(env, PS_PEF | PS_PRIV | PS_MG);

        break;

    default:

        cpu_change_pstate(env, PS_PEF | PS_PRIV | PS_AG);

        break;

    }

    if (intno == TT_CLRWIN) {

        cpu_set_cwp(env, cpu_cwp_dec(env, env->cwp - 1));

    } else if ((intno & 0x1c0) == TT_SPILL) {

        cpu_set_cwp(env, cpu_cwp_dec(env, env->cwp - env->cansave - 2));

    } else if ((intno & 0x1c0) == TT_FILL) {

        cpu_set_cwp(env, cpu_cwp_inc(env, env->cwp + 1));

    }

    env->tbr &= ~0x7fffULL;

    env->tbr |= ((env->tl > 1) ? 1 << 14 : 0) | (intno << 5);

    env->pc = env->tbr;

    env->npc = env->pc + 4;

    env->exception_index = -1;

}

trap_state *cpu_tsptr(CPUSPARCState* env)

{

    return &env->ts[env->tl & MAXTL_MASK];

}

static bool do_modify_softint(CPUSPARCState *env, uint32_t value)

{

    if (env->softint != value) {

        env->softint = value;

#if !defined(CONFIG_USER_ONLY)

        if (cpu_interrupts_enabled(env)) {

            cpu_check_irqs(env);

        }

#endif

        return true;

    }

    return false;

}

void helper_set_softint(CPUSPARCState *env, uint64_t value)

{

    if (do_modify_softint(env, env->softint | (uint32_t)value)) {

        trace_int_helper_set_softint(env->softint);

    }

}

void helper_clear_softint(CPUSPARCState *env, uint64_t value)

{

    if (do_modify_softint(env, env->softint & (uint32_t)~value)) {

        trace_int_helper_clear_softint(env->softint);

    }

}

void helper_write_softint(CPUSPARCState *env, uint64_t value)

{

    if (do_modify_softint(env, (uint32_t)value)) {

        trace_int_helper_write_softint(env->softint);

    }

}