root / softmmu_template.h @ 5bf8f1ab
History | View | Annotate | Download (11.6 kB)
1 |
/*
|
---|---|
2 |
* Software MMU support
|
3 |
*
|
4 |
* Copyright (c) 2003 Fabrice Bellard
|
5 |
*
|
6 |
* This library is free software; you can redistribute it and/or
|
7 |
* modify it under the terms of the GNU Lesser General Public
|
8 |
* License as published by the Free Software Foundation; either
|
9 |
* version 2 of the License, or (at your option) any later version.
|
10 |
*
|
11 |
* This library is distributed in the hope that it will be useful,
|
12 |
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
* Lesser General Public License for more details.
|
15 |
*
|
16 |
* You should have received a copy of the GNU Lesser General Public
|
17 |
* License along with this library; if not, write to the Free Software
|
18 |
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
*/
|
20 |
#define DATA_SIZE (1 << SHIFT) |
21 |
|
22 |
#if DATA_SIZE == 8 |
23 |
#define SUFFIX q
|
24 |
#define USUFFIX q
|
25 |
#define DATA_TYPE uint64_t
|
26 |
#elif DATA_SIZE == 4 |
27 |
#define SUFFIX l
|
28 |
#define USUFFIX l
|
29 |
#define DATA_TYPE uint32_t
|
30 |
#elif DATA_SIZE == 2 |
31 |
#define SUFFIX w
|
32 |
#define USUFFIX uw
|
33 |
#define DATA_TYPE uint16_t
|
34 |
#elif DATA_SIZE == 1 |
35 |
#define SUFFIX b
|
36 |
#define USUFFIX ub
|
37 |
#define DATA_TYPE uint8_t
|
38 |
#else
|
39 |
#error unsupported data size
|
40 |
#endif
|
41 |
|
42 |
#ifdef SOFTMMU_CODE_ACCESS
|
43 |
#define READ_ACCESS_TYPE 2 |
44 |
#define ADDR_READ addr_code
|
45 |
#else
|
46 |
#define READ_ACCESS_TYPE 0 |
47 |
#define ADDR_READ addr_read
|
48 |
#endif
|
49 |
|
50 |
static DATA_TYPE glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(target_ulong addr,
|
51 |
int mmu_idx,
|
52 |
void *retaddr);
|
53 |
static inline DATA_TYPE glue(io_read, SUFFIX)(target_phys_addr_t physaddr, |
54 |
target_ulong addr) |
55 |
{ |
56 |
DATA_TYPE res; |
57 |
int index;
|
58 |
index = (physaddr >> IO_MEM_SHIFT) & (IO_MEM_NB_ENTRIES - 1);
|
59 |
physaddr = (physaddr & TARGET_PAGE_MASK) + addr; |
60 |
|
61 |
#if SHIFT <= 2 |
62 |
res = io_mem_read[index][SHIFT](io_mem_opaque[index], physaddr); |
63 |
#else
|
64 |
#ifdef TARGET_WORDS_BIGENDIAN
|
65 |
res = (uint64_t)io_mem_read[index][2](io_mem_opaque[index], physaddr) << 32; |
66 |
res |= io_mem_read[index][2](io_mem_opaque[index], physaddr + 4); |
67 |
#else
|
68 |
res = io_mem_read[index][2](io_mem_opaque[index], physaddr);
|
69 |
res |= (uint64_t)io_mem_read[index][2](io_mem_opaque[index], physaddr + 4) << 32; |
70 |
#endif
|
71 |
#endif /* SHIFT > 2 */ |
72 |
#ifdef USE_KQEMU
|
73 |
env->last_io_time = cpu_get_time_fast(); |
74 |
#endif
|
75 |
return res;
|
76 |
} |
77 |
|
78 |
/* handle all cases except unaligned access which span two pages */
|
79 |
DATA_TYPE REGPARM glue(glue(__ld, SUFFIX), MMUSUFFIX)(target_ulong addr, |
80 |
int mmu_idx)
|
81 |
{ |
82 |
DATA_TYPE res; |
83 |
int index;
|
84 |
target_ulong tlb_addr; |
85 |
target_phys_addr_t addend; |
86 |
void *retaddr;
|
87 |
|
88 |
/* test if there is match for unaligned or IO access */
|
89 |
/* XXX: could done more in memory macro in a non portable way */
|
90 |
index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
91 |
redo:
|
92 |
tlb_addr = env->tlb_table[mmu_idx][index].ADDR_READ; |
93 |
if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
|
94 |
if (tlb_addr & ~TARGET_PAGE_MASK) {
|
95 |
/* IO access */
|
96 |
if ((addr & (DATA_SIZE - 1)) != 0) |
97 |
goto do_unaligned_access;
|
98 |
addend = env->iotlb[mmu_idx][index]; |
99 |
res = glue(io_read, SUFFIX)(addend, addr); |
100 |
} else if (((addr & ~TARGET_PAGE_MASK) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) { |
101 |
/* slow unaligned access (it spans two pages or IO) */
|
102 |
do_unaligned_access:
|
103 |
retaddr = GETPC(); |
104 |
#ifdef ALIGNED_ONLY
|
105 |
do_unaligned_access(addr, READ_ACCESS_TYPE, mmu_idx, retaddr); |
106 |
#endif
|
107 |
res = glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(addr, |
108 |
mmu_idx, retaddr); |
109 |
} else {
|
110 |
/* unaligned/aligned access in the same page */
|
111 |
#ifdef ALIGNED_ONLY
|
112 |
if ((addr & (DATA_SIZE - 1)) != 0) { |
113 |
retaddr = GETPC(); |
114 |
do_unaligned_access(addr, READ_ACCESS_TYPE, mmu_idx, retaddr); |
115 |
} |
116 |
#endif
|
117 |
addend = env->tlb_table[mmu_idx][index].addend; |
118 |
res = glue(glue(ld, USUFFIX), _raw)((uint8_t *)(long)(addr+addend));
|
119 |
} |
120 |
} else {
|
121 |
/* the page is not in the TLB : fill it */
|
122 |
retaddr = GETPC(); |
123 |
#ifdef ALIGNED_ONLY
|
124 |
if ((addr & (DATA_SIZE - 1)) != 0) |
125 |
do_unaligned_access(addr, READ_ACCESS_TYPE, mmu_idx, retaddr); |
126 |
#endif
|
127 |
tlb_fill(addr, READ_ACCESS_TYPE, mmu_idx, retaddr); |
128 |
goto redo;
|
129 |
} |
130 |
return res;
|
131 |
} |
132 |
|
133 |
/* handle all unaligned cases */
|
134 |
static DATA_TYPE glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(target_ulong addr,
|
135 |
int mmu_idx,
|
136 |
void *retaddr)
|
137 |
{ |
138 |
DATA_TYPE res, res1, res2; |
139 |
int index, shift;
|
140 |
target_phys_addr_t addend; |
141 |
target_ulong tlb_addr, addr1, addr2; |
142 |
|
143 |
index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
144 |
redo:
|
145 |
tlb_addr = env->tlb_table[mmu_idx][index].ADDR_READ; |
146 |
if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
|
147 |
if (tlb_addr & ~TARGET_PAGE_MASK) {
|
148 |
/* IO access */
|
149 |
if ((addr & (DATA_SIZE - 1)) != 0) |
150 |
goto do_unaligned_access;
|
151 |
addend = env->iotlb[mmu_idx][index]; |
152 |
res = glue(io_read, SUFFIX)(addend, addr); |
153 |
} else if (((addr & ~TARGET_PAGE_MASK) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) { |
154 |
do_unaligned_access:
|
155 |
/* slow unaligned access (it spans two pages) */
|
156 |
addr1 = addr & ~(DATA_SIZE - 1);
|
157 |
addr2 = addr1 + DATA_SIZE; |
158 |
res1 = glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(addr1, |
159 |
mmu_idx, retaddr); |
160 |
res2 = glue(glue(slow_ld, SUFFIX), MMUSUFFIX)(addr2, |
161 |
mmu_idx, retaddr); |
162 |
shift = (addr & (DATA_SIZE - 1)) * 8; |
163 |
#ifdef TARGET_WORDS_BIGENDIAN
|
164 |
res = (res1 << shift) | (res2 >> ((DATA_SIZE * 8) - shift));
|
165 |
#else
|
166 |
res = (res1 >> shift) | (res2 << ((DATA_SIZE * 8) - shift));
|
167 |
#endif
|
168 |
res = (DATA_TYPE)res; |
169 |
} else {
|
170 |
/* unaligned/aligned access in the same page */
|
171 |
addend = env->tlb_table[mmu_idx][index].addend; |
172 |
res = glue(glue(ld, USUFFIX), _raw)((uint8_t *)(long)(addr+addend));
|
173 |
} |
174 |
} else {
|
175 |
/* the page is not in the TLB : fill it */
|
176 |
tlb_fill(addr, READ_ACCESS_TYPE, mmu_idx, retaddr); |
177 |
goto redo;
|
178 |
} |
179 |
return res;
|
180 |
} |
181 |
|
182 |
#ifndef SOFTMMU_CODE_ACCESS
|
183 |
|
184 |
static void glue(glue(slow_st, SUFFIX), MMUSUFFIX)(target_ulong addr, |
185 |
DATA_TYPE val, |
186 |
int mmu_idx,
|
187 |
void *retaddr);
|
188 |
|
189 |
static inline void glue(io_write, SUFFIX)(target_phys_addr_t physaddr, |
190 |
DATA_TYPE val, |
191 |
target_ulong addr, |
192 |
void *retaddr)
|
193 |
{ |
194 |
int index;
|
195 |
index = (physaddr >> IO_MEM_SHIFT) & (IO_MEM_NB_ENTRIES - 1);
|
196 |
physaddr = (physaddr & TARGET_PAGE_MASK) + addr; |
197 |
|
198 |
env->mem_write_vaddr = addr; |
199 |
env->mem_write_pc = (unsigned long)retaddr; |
200 |
#if SHIFT <= 2 |
201 |
io_mem_write[index][SHIFT](io_mem_opaque[index], physaddr, val); |
202 |
#else
|
203 |
#ifdef TARGET_WORDS_BIGENDIAN
|
204 |
io_mem_write[index][2](io_mem_opaque[index], physaddr, val >> 32); |
205 |
io_mem_write[index][2](io_mem_opaque[index], physaddr + 4, val); |
206 |
#else
|
207 |
io_mem_write[index][2](io_mem_opaque[index], physaddr, val);
|
208 |
io_mem_write[index][2](io_mem_opaque[index], physaddr + 4, val >> 32); |
209 |
#endif
|
210 |
#endif /* SHIFT > 2 */ |
211 |
#ifdef USE_KQEMU
|
212 |
env->last_io_time = cpu_get_time_fast(); |
213 |
#endif
|
214 |
} |
215 |
|
216 |
void REGPARM glue(glue(__st, SUFFIX), MMUSUFFIX)(target_ulong addr,
|
217 |
DATA_TYPE val, |
218 |
int mmu_idx)
|
219 |
{ |
220 |
target_phys_addr_t addend; |
221 |
target_ulong tlb_addr; |
222 |
void *retaddr;
|
223 |
int index;
|
224 |
|
225 |
index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
226 |
redo:
|
227 |
tlb_addr = env->tlb_table[mmu_idx][index].addr_write; |
228 |
if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
|
229 |
if (tlb_addr & ~TARGET_PAGE_MASK) {
|
230 |
/* IO access */
|
231 |
if ((addr & (DATA_SIZE - 1)) != 0) |
232 |
goto do_unaligned_access;
|
233 |
retaddr = GETPC(); |
234 |
addend = env->iotlb[mmu_idx][index]; |
235 |
glue(io_write, SUFFIX)(addend, val, addr, retaddr); |
236 |
} else if (((addr & ~TARGET_PAGE_MASK) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) { |
237 |
do_unaligned_access:
|
238 |
retaddr = GETPC(); |
239 |
#ifdef ALIGNED_ONLY
|
240 |
do_unaligned_access(addr, 1, mmu_idx, retaddr);
|
241 |
#endif
|
242 |
glue(glue(slow_st, SUFFIX), MMUSUFFIX)(addr, val, |
243 |
mmu_idx, retaddr); |
244 |
} else {
|
245 |
/* aligned/unaligned access in the same page */
|
246 |
#ifdef ALIGNED_ONLY
|
247 |
if ((addr & (DATA_SIZE - 1)) != 0) { |
248 |
retaddr = GETPC(); |
249 |
do_unaligned_access(addr, 1, mmu_idx, retaddr);
|
250 |
} |
251 |
#endif
|
252 |
addend = env->tlb_table[mmu_idx][index].addend; |
253 |
glue(glue(st, SUFFIX), _raw)((uint8_t *)(long)(addr+addend), val);
|
254 |
} |
255 |
} else {
|
256 |
/* the page is not in the TLB : fill it */
|
257 |
retaddr = GETPC(); |
258 |
#ifdef ALIGNED_ONLY
|
259 |
if ((addr & (DATA_SIZE - 1)) != 0) |
260 |
do_unaligned_access(addr, 1, mmu_idx, retaddr);
|
261 |
#endif
|
262 |
tlb_fill(addr, 1, mmu_idx, retaddr);
|
263 |
goto redo;
|
264 |
} |
265 |
} |
266 |
|
267 |
/* handles all unaligned cases */
|
268 |
static void glue(glue(slow_st, SUFFIX), MMUSUFFIX)(target_ulong addr, |
269 |
DATA_TYPE val, |
270 |
int mmu_idx,
|
271 |
void *retaddr)
|
272 |
{ |
273 |
target_phys_addr_t addend; |
274 |
target_ulong tlb_addr; |
275 |
int index, i;
|
276 |
|
277 |
index = (addr >> TARGET_PAGE_BITS) & (CPU_TLB_SIZE - 1);
|
278 |
redo:
|
279 |
tlb_addr = env->tlb_table[mmu_idx][index].addr_write; |
280 |
if ((addr & TARGET_PAGE_MASK) == (tlb_addr & (TARGET_PAGE_MASK | TLB_INVALID_MASK))) {
|
281 |
if (tlb_addr & ~TARGET_PAGE_MASK) {
|
282 |
/* IO access */
|
283 |
if ((addr & (DATA_SIZE - 1)) != 0) |
284 |
goto do_unaligned_access;
|
285 |
addend = env->iotlb[mmu_idx][index]; |
286 |
glue(io_write, SUFFIX)(addend, val, addr, retaddr); |
287 |
} else if (((addr & ~TARGET_PAGE_MASK) + DATA_SIZE - 1) >= TARGET_PAGE_SIZE) { |
288 |
do_unaligned_access:
|
289 |
/* XXX: not efficient, but simple */
|
290 |
/* Note: relies on the fact that tlb_fill() does not remove the
|
291 |
* previous page from the TLB cache. */
|
292 |
for(i = DATA_SIZE - 1; i >= 0; i--) { |
293 |
#ifdef TARGET_WORDS_BIGENDIAN
|
294 |
glue(slow_stb, MMUSUFFIX)(addr + i, val >> (((DATA_SIZE - 1) * 8) - (i * 8)), |
295 |
mmu_idx, retaddr); |
296 |
#else
|
297 |
glue(slow_stb, MMUSUFFIX)(addr + i, val >> (i * 8),
|
298 |
mmu_idx, retaddr); |
299 |
#endif
|
300 |
} |
301 |
} else {
|
302 |
/* aligned/unaligned access in the same page */
|
303 |
addend = env->tlb_table[mmu_idx][index].addend; |
304 |
glue(glue(st, SUFFIX), _raw)((uint8_t *)(long)(addr+addend), val);
|
305 |
} |
306 |
} else {
|
307 |
/* the page is not in the TLB : fill it */
|
308 |
tlb_fill(addr, 1, mmu_idx, retaddr);
|
309 |
goto redo;
|
310 |
} |
311 |
} |
312 |
|
313 |
#endif /* !defined(SOFTMMU_CODE_ACCESS) */ |
314 |
|
315 |
#undef READ_ACCESS_TYPE
|
316 |
#undef SHIFT
|
317 |
#undef DATA_TYPE
|
318 |
#undef SUFFIX
|
319 |
#undef USUFFIX
|
320 |
#undef DATA_SIZE
|
321 |
#undef ADDR_READ
|