Statistics
| Branch: | Revision:

root / hw / realview.c @ 5ef98b47

History | View | Annotate | Download (6.1 kB)

1 5fafdf24 ths
/*
2 e69954b9 pbrook
 * ARM RealView Baseboard System emulation.
3 e69954b9 pbrook
 *
4 a1bb27b1 pbrook
 * Copyright (c) 2006-2007 CodeSourcery.
5 e69954b9 pbrook
 * Written by Paul Brook
6 e69954b9 pbrook
 *
7 e69954b9 pbrook
 * This code is licenced under the GPL.
8 e69954b9 pbrook
 */
9 e69954b9 pbrook
10 87ecb68b pbrook
#include "hw.h"
11 87ecb68b pbrook
#include "arm-misc.h"
12 87ecb68b pbrook
#include "primecell.h"
13 87ecb68b pbrook
#include "devices.h"
14 87ecb68b pbrook
#include "pci.h"
15 87ecb68b pbrook
#include "net.h"
16 87ecb68b pbrook
#include "sysemu.h"
17 87ecb68b pbrook
#include "boards.h"
18 e69954b9 pbrook
19 e69954b9 pbrook
/* Board init.  */
20 e69954b9 pbrook
21 f93eb9ff balrog
static struct arm_boot_info realview_binfo = {
22 f93eb9ff balrog
    .loader_start = 0x0,
23 f93eb9ff balrog
    .board_id = 0x33b,
24 f93eb9ff balrog
};
25 f93eb9ff balrog
26 00f82b8a aurel32
static void realview_init(ram_addr_t ram_size, int vga_ram_size,
27 6ac0e82d balrog
                     const char *boot_device, DisplayState *ds,
28 e69954b9 pbrook
                     const char *kernel_filename, const char *kernel_cmdline,
29 94fc95cd j_mayer
                     const char *initrd_filename, const char *cpu_model)
30 e69954b9 pbrook
{
31 e69954b9 pbrook
    CPUState *env;
32 d537cf6c pbrook
    qemu_irq *pic;
33 e69954b9 pbrook
    void *scsi_hba;
34 e69954b9 pbrook
    PCIBus *pci_bus;
35 e69954b9 pbrook
    NICInfo *nd;
36 e69954b9 pbrook
    int n;
37 e69954b9 pbrook
    int done_smc = 0;
38 9ee6e8bb pbrook
    qemu_irq cpu_irq[4];
39 9ee6e8bb pbrook
    int ncpu;
40 e4bcb14c ths
    int index;
41 e69954b9 pbrook
42 3371d272 pbrook
    if (!cpu_model)
43 3371d272 pbrook
        cpu_model = "arm926";
44 9ee6e8bb pbrook
    /* FIXME: obey smp_cpus.  */
45 9ee6e8bb pbrook
    if (strcmp(cpu_model, "arm11mpcore") == 0) {
46 9ee6e8bb pbrook
        ncpu = 4;
47 9ee6e8bb pbrook
    } else {
48 9ee6e8bb pbrook
        ncpu = 1;
49 9ee6e8bb pbrook
    }
50 9ee6e8bb pbrook
51 9ee6e8bb pbrook
    for (n = 0; n < ncpu; n++) {
52 9ee6e8bb pbrook
        env = cpu_init(cpu_model);
53 9ee6e8bb pbrook
        if (!env) {
54 9ee6e8bb pbrook
            fprintf(stderr, "Unable to find CPU definition\n");
55 9ee6e8bb pbrook
            exit(1);
56 9ee6e8bb pbrook
        }
57 9ee6e8bb pbrook
        pic = arm_pic_init_cpu(env);
58 9ee6e8bb pbrook
        cpu_irq[n] = pic[ARM_PIC_CPU_IRQ];
59 9ee6e8bb pbrook
        if (n > 0) {
60 9ee6e8bb pbrook
            /* Set entry point for secondary CPUs.  This assumes we're using
61 9ee6e8bb pbrook
               the init code from arm_boot.c.  Real hardware resets all CPUs
62 9ee6e8bb pbrook
               the same.  */
63 9ee6e8bb pbrook
            env->regs[15] = 0x80000000;
64 9ee6e8bb pbrook
        }
65 aaed909a bellard
    }
66 aaed909a bellard
67 1235fc06 ths
    /* ??? RAM should repeat to fill physical memory space.  */
68 e69954b9 pbrook
    /* SDRAM at address zero.  */
69 e69954b9 pbrook
    cpu_register_physical_memory(0, ram_size, IO_MEM_RAM);
70 e69954b9 pbrook
71 e69954b9 pbrook
    arm_sysctl_init(0x10000000, 0xc1400400);
72 9ee6e8bb pbrook
73 9ee6e8bb pbrook
    if (ncpu == 1) {
74 9ee6e8bb pbrook
        /* ??? The documentation says GIC1 is nFIQ and either GIC2 or GIC3
75 9ee6e8bb pbrook
           is nIRQ (there are inconsistencies).  However Linux 2.6.17 expects
76 9ee6e8bb pbrook
           GIC1 to be nIRQ and ignores all the others, so do that for now.  */
77 9ee6e8bb pbrook
        pic = realview_gic_init(0x10040000, cpu_irq[0]);
78 9ee6e8bb pbrook
    } else {
79 9ee6e8bb pbrook
        pic = mpcore_irq_init(cpu_irq);
80 9ee6e8bb pbrook
    }
81 9ee6e8bb pbrook
82 d537cf6c pbrook
    pl050_init(0x10006000, pic[20], 0);
83 d537cf6c pbrook
    pl050_init(0x10007000, pic[21], 1);
84 e69954b9 pbrook
85 9ee6e8bb pbrook
    pl011_init(0x10009000, pic[12], serial_hds[0], PL011_ARM);
86 9ee6e8bb pbrook
    pl011_init(0x1000a000, pic[13], serial_hds[1], PL011_ARM);
87 9ee6e8bb pbrook
    pl011_init(0x1000b000, pic[14], serial_hds[2], PL011_ARM);
88 9ee6e8bb pbrook
    pl011_init(0x1000c000, pic[15], serial_hds[3], PL011_ARM);
89 e69954b9 pbrook
90 e69954b9 pbrook
    /* DMA controller is optional, apparently.  */
91 d537cf6c pbrook
    pl080_init(0x10030000, pic[24], 2);
92 e69954b9 pbrook
93 d537cf6c pbrook
    sp804_init(0x10011000, pic[4]);
94 d537cf6c pbrook
    sp804_init(0x10012000, pic[5]);
95 e69954b9 pbrook
96 d537cf6c pbrook
    pl110_init(ds, 0x10020000, pic[23], 1);
97 e69954b9 pbrook
98 e4bcb14c ths
    index = drive_get_index(IF_SD, 0, 0);
99 e4bcb14c ths
    if (index == -1) {
100 e4bcb14c ths
        fprintf(stderr, "qemu: missing SecureDigital card\n");
101 e4bcb14c ths
        exit(1);
102 e4bcb14c ths
    }
103 e4bcb14c ths
    pl181_init(0x10005000, drives_table[index].bdrv, pic[17], pic[18]);
104 a1bb27b1 pbrook
105 7e1543c2 pbrook
    pl031_init(0x10017000, pic[10]);
106 7e1543c2 pbrook
107 e69954b9 pbrook
    pci_bus = pci_vpb_init(pic, 48, 1);
108 e69954b9 pbrook
    if (usb_enabled) {
109 e24ad6f1 pbrook
        usb_ohci_init_pci(pci_bus, 3, -1);
110 e69954b9 pbrook
    }
111 e4bcb14c ths
    if (drive_get_max_bus(IF_SCSI) > 0) {
112 e4bcb14c ths
        fprintf(stderr, "qemu: too many SCSI bus\n");
113 e4bcb14c ths
        exit(1);
114 e4bcb14c ths
    }
115 e69954b9 pbrook
    scsi_hba = lsi_scsi_init(pci_bus, -1);
116 e4bcb14c ths
    for (n = 0; n < LSI_MAX_DEVS; n++) {
117 e4bcb14c ths
        index = drive_get_index(IF_SCSI, 0, n);
118 e4bcb14c ths
        if (index == -1)
119 e4bcb14c ths
            continue;
120 e4bcb14c ths
        lsi_scsi_attach(scsi_hba, drives_table[index].bdrv, n);
121 e69954b9 pbrook
    }
122 e69954b9 pbrook
    for(n = 0; n < nb_nics; n++) {
123 e69954b9 pbrook
        nd = &nd_table[n];
124 e69954b9 pbrook
        if (!nd->model)
125 e69954b9 pbrook
            nd->model = done_smc ? "rtl8139" : "smc91c111";
126 e69954b9 pbrook
        if (strcmp(nd->model, "smc91c111") == 0) {
127 d537cf6c pbrook
            smc91c111_init(nd, 0x4e000000, pic[28]);
128 e69954b9 pbrook
        } else {
129 abcebc7e ths
            pci_nic_init(pci_bus, nd, -1);
130 e69954b9 pbrook
        }
131 e69954b9 pbrook
    }
132 e69954b9 pbrook
133 e69954b9 pbrook
    /* Memory map for RealView Emulation Baseboard:  */
134 e69954b9 pbrook
    /* 0x10000000 System registers.  */
135 e69954b9 pbrook
    /*  0x10001000 System controller.  */
136 e69954b9 pbrook
    /*  0x10002000 Two-Wire Serial Bus.  */
137 e69954b9 pbrook
    /* 0x10003000 Reserved.  */
138 e69954b9 pbrook
    /*  0x10004000 AACI.  */
139 e69954b9 pbrook
    /*  0x10005000 MCI.  */
140 e69954b9 pbrook
    /* 0x10006000 KMI0.  */
141 e69954b9 pbrook
    /* 0x10007000 KMI1.  */
142 e69954b9 pbrook
    /*  0x10008000 Character LCD.  */
143 e69954b9 pbrook
    /* 0x10009000 UART0.  */
144 e69954b9 pbrook
    /* 0x1000a000 UART1.  */
145 e69954b9 pbrook
    /* 0x1000b000 UART2.  */
146 e69954b9 pbrook
    /* 0x1000c000 UART3.  */
147 e69954b9 pbrook
    /*  0x1000d000 SSPI.  */
148 e69954b9 pbrook
    /*  0x1000e000 SCI.  */
149 e69954b9 pbrook
    /* 0x1000f000 Reserved.  */
150 e69954b9 pbrook
    /*  0x10010000 Watchdog.  */
151 e69954b9 pbrook
    /* 0x10011000 Timer 0+1.  */
152 e69954b9 pbrook
    /* 0x10012000 Timer 2+3.  */
153 e69954b9 pbrook
    /*  0x10013000 GPIO 0.  */
154 e69954b9 pbrook
    /*  0x10014000 GPIO 1.  */
155 e69954b9 pbrook
    /*  0x10015000 GPIO 2.  */
156 e69954b9 pbrook
    /* 0x10016000 Reserved.  */
157 7e1543c2 pbrook
    /* 0x10017000 RTC.  */
158 e69954b9 pbrook
    /*  0x10018000 DMC.  */
159 e69954b9 pbrook
    /*  0x10019000 PCI controller config.  */
160 e69954b9 pbrook
    /*  0x10020000 CLCD.  */
161 e69954b9 pbrook
    /* 0x10030000 DMA Controller.  */
162 9ee6e8bb pbrook
    /* 0x10040000 GIC1.  */
163 9ee6e8bb pbrook
    /* 0x10050000 GIC2.  */
164 9ee6e8bb pbrook
    /* 0x10060000 GIC3.  */
165 9ee6e8bb pbrook
    /* 0x10070000 GIC4.  */
166 e69954b9 pbrook
    /*  0x10080000 SMC.  */
167 e69954b9 pbrook
    /*  0x40000000 NOR flash.  */
168 e69954b9 pbrook
    /*  0x44000000 DoC flash.  */
169 e69954b9 pbrook
    /*  0x48000000 SRAM.  */
170 e69954b9 pbrook
    /*  0x4c000000 Configuration flash.  */
171 e69954b9 pbrook
    /* 0x4e000000 Ethernet.  */
172 e69954b9 pbrook
    /*  0x4f000000 USB.  */
173 e69954b9 pbrook
    /*  0x50000000 PISMO.  */
174 e69954b9 pbrook
    /*  0x54000000 PISMO.  */
175 e69954b9 pbrook
    /*  0x58000000 PISMO.  */
176 e69954b9 pbrook
    /*  0x5c000000 PISMO.  */
177 e69954b9 pbrook
    /* 0x60000000 PCI.  */
178 e69954b9 pbrook
    /* 0x61000000 PCI Self Config.  */
179 e69954b9 pbrook
    /* 0x62000000 PCI Config.  */
180 e69954b9 pbrook
    /* 0x63000000 PCI IO.  */
181 e69954b9 pbrook
    /* 0x64000000 PCI mem 0.  */
182 e69954b9 pbrook
    /* 0x68000000 PCI mem 1.  */
183 e69954b9 pbrook
    /* 0x6c000000 PCI mem 2.  */
184 e69954b9 pbrook
185 f93eb9ff balrog
    realview_binfo.ram_size = ram_size;
186 f93eb9ff balrog
    realview_binfo.kernel_filename = kernel_filename;
187 f93eb9ff balrog
    realview_binfo.kernel_cmdline = kernel_cmdline;
188 f93eb9ff balrog
    realview_binfo.initrd_filename = initrd_filename;
189 f93eb9ff balrog
    realview_binfo.nb_cpus = ncpu;
190 f93eb9ff balrog
    arm_load_kernel(first_cpu, &realview_binfo);
191 9ee6e8bb pbrook
192 9ee6e8bb pbrook
    /* ??? Hack to map an additional page of ram for the secondary CPU
193 9ee6e8bb pbrook
       startup code.  I guess this works on real hardware because the
194 9ee6e8bb pbrook
       BootROM happens to be in ROM/flash or in memory that isn't clobbered
195 9ee6e8bb pbrook
       until after Linux boots the secondary CPUs.  */
196 9ee6e8bb pbrook
    cpu_register_physical_memory(0x80000000, 0x1000, IO_MEM_RAM + ram_size);
197 e69954b9 pbrook
}
198 e69954b9 pbrook
199 e69954b9 pbrook
QEMUMachine realview_machine = {
200 e69954b9 pbrook
    "realview",
201 e69954b9 pbrook
    "ARM RealView Emulation Baseboard (ARM926EJ-S)",
202 7fb4fdcf balrog
    realview_init,
203 7fb4fdcf balrog
    0x1000
204 e69954b9 pbrook
};