root / target-microblaze / helper.c @ 64e58fe5
History | View | Annotate | Download (9.6 kB)
1 | 4acb54ba | Edgar E. Iglesias | /*
|
---|---|---|---|
2 | 4acb54ba | Edgar E. Iglesias | * MicroBlaze helper routines.
|
3 | 4acb54ba | Edgar E. Iglesias | *
|
4 | 4acb54ba | Edgar E. Iglesias | * Copyright (c) 2009 Edgar E. Iglesias <edgar.iglesias@gmail.com>
|
5 | 4acb54ba | Edgar E. Iglesias | *
|
6 | 4acb54ba | Edgar E. Iglesias | * This library is free software; you can redistribute it and/or
|
7 | 4acb54ba | Edgar E. Iglesias | * modify it under the terms of the GNU Lesser General Public
|
8 | 4acb54ba | Edgar E. Iglesias | * License as published by the Free Software Foundation; either
|
9 | 4acb54ba | Edgar E. Iglesias | * version 2 of the License, or (at your option) any later version.
|
10 | 4acb54ba | Edgar E. Iglesias | *
|
11 | 4acb54ba | Edgar E. Iglesias | * This library is distributed in the hope that it will be useful,
|
12 | 4acb54ba | Edgar E. Iglesias | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 4acb54ba | Edgar E. Iglesias | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 4acb54ba | Edgar E. Iglesias | * Lesser General Public License for more details.
|
15 | 4acb54ba | Edgar E. Iglesias | *
|
16 | 4acb54ba | Edgar E. Iglesias | * You should have received a copy of the GNU Lesser General Public
|
17 | 8167ee88 | Blue Swirl | * License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
18 | 4acb54ba | Edgar E. Iglesias | */
|
19 | 4acb54ba | Edgar E. Iglesias | |
20 | 4acb54ba | Edgar E. Iglesias | #include <stdio.h> |
21 | 4acb54ba | Edgar E. Iglesias | #include <string.h> |
22 | 4acb54ba | Edgar E. Iglesias | #include <assert.h> |
23 | 4acb54ba | Edgar E. Iglesias | |
24 | 4acb54ba | Edgar E. Iglesias | #include "config.h" |
25 | 4acb54ba | Edgar E. Iglesias | #include "cpu.h" |
26 | 4acb54ba | Edgar E. Iglesias | #include "exec-all.h" |
27 | 4acb54ba | Edgar E. Iglesias | #include "host-utils.h" |
28 | 4acb54ba | Edgar E. Iglesias | |
29 | 4acb54ba | Edgar E. Iglesias | #define D(x)
|
30 | 4acb54ba | Edgar E. Iglesias | #define DMMU(x)
|
31 | 4acb54ba | Edgar E. Iglesias | |
32 | 4acb54ba | Edgar E. Iglesias | #if defined(CONFIG_USER_ONLY)
|
33 | 4acb54ba | Edgar E. Iglesias | |
34 | 4acb54ba | Edgar E. Iglesias | void do_interrupt (CPUState *env)
|
35 | 4acb54ba | Edgar E. Iglesias | { |
36 | 4acb54ba | Edgar E. Iglesias | env->exception_index = -1;
|
37 | 4acb54ba | Edgar E. Iglesias | env->regs[14] = env->sregs[SR_PC];
|
38 | 4acb54ba | Edgar E. Iglesias | } |
39 | 4acb54ba | Edgar E. Iglesias | |
40 | 4acb54ba | Edgar E. Iglesias | int cpu_mb_handle_mmu_fault(CPUState * env, target_ulong address, int rw, |
41 | 4acb54ba | Edgar E. Iglesias | int mmu_idx, int is_softmmu) |
42 | 4acb54ba | Edgar E. Iglesias | { |
43 | 4acb54ba | Edgar E. Iglesias | env->exception_index = 0xaa;
|
44 | 4acb54ba | Edgar E. Iglesias | cpu_dump_state(env, stderr, fprintf, 0);
|
45 | 4acb54ba | Edgar E. Iglesias | return 1; |
46 | 4acb54ba | Edgar E. Iglesias | } |
47 | 4acb54ba | Edgar E. Iglesias | |
48 | c227f099 | Anthony Liguori | target_phys_addr_t cpu_get_phys_page_debug(CPUState * env, target_ulong addr) |
49 | 4acb54ba | Edgar E. Iglesias | { |
50 | 4acb54ba | Edgar E. Iglesias | return addr;
|
51 | 4acb54ba | Edgar E. Iglesias | } |
52 | 4acb54ba | Edgar E. Iglesias | |
53 | 4acb54ba | Edgar E. Iglesias | #else /* !CONFIG_USER_ONLY */ |
54 | 4acb54ba | Edgar E. Iglesias | |
55 | 4acb54ba | Edgar E. Iglesias | int cpu_mb_handle_mmu_fault (CPUState *env, target_ulong address, int rw, |
56 | 4acb54ba | Edgar E. Iglesias | int mmu_idx, int is_softmmu) |
57 | 4acb54ba | Edgar E. Iglesias | { |
58 | 4acb54ba | Edgar E. Iglesias | unsigned int hit; |
59 | 4acb54ba | Edgar E. Iglesias | unsigned int mmu_available; |
60 | 4acb54ba | Edgar E. Iglesias | int r = 1; |
61 | 4acb54ba | Edgar E. Iglesias | int prot;
|
62 | 4acb54ba | Edgar E. Iglesias | |
63 | 4acb54ba | Edgar E. Iglesias | mmu_available = 0;
|
64 | 4acb54ba | Edgar E. Iglesias | if (env->pvr.regs[0] & PVR0_USE_MMU) { |
65 | 4acb54ba | Edgar E. Iglesias | mmu_available = 1;
|
66 | 4acb54ba | Edgar E. Iglesias | if ((env->pvr.regs[0] & PVR0_PVR_FULL_MASK) |
67 | 4acb54ba | Edgar E. Iglesias | && (env->pvr.regs[11] & PVR11_USE_MMU) != PVR11_USE_MMU) {
|
68 | 4acb54ba | Edgar E. Iglesias | mmu_available = 0;
|
69 | 4acb54ba | Edgar E. Iglesias | } |
70 | 4acb54ba | Edgar E. Iglesias | } |
71 | 4acb54ba | Edgar E. Iglesias | |
72 | 4acb54ba | Edgar E. Iglesias | /* Translate if the MMU is available and enabled. */
|
73 | 4acb54ba | Edgar E. Iglesias | if (mmu_available && (env->sregs[SR_MSR] & MSR_VM)) {
|
74 | 4acb54ba | Edgar E. Iglesias | target_ulong vaddr, paddr; |
75 | 4acb54ba | Edgar E. Iglesias | struct microblaze_mmu_lookup lu;
|
76 | 4acb54ba | Edgar E. Iglesias | |
77 | 4acb54ba | Edgar E. Iglesias | hit = mmu_translate(&env->mmu, &lu, address, rw, mmu_idx); |
78 | 4acb54ba | Edgar E. Iglesias | if (hit) {
|
79 | 4acb54ba | Edgar E. Iglesias | vaddr = address & TARGET_PAGE_MASK; |
80 | 4acb54ba | Edgar E. Iglesias | paddr = lu.paddr + vaddr - lu.vaddr; |
81 | 4acb54ba | Edgar E. Iglesias | |
82 | 4acb54ba | Edgar E. Iglesias | DMMU(qemu_log("MMU map mmu=%d v=%x p=%x prot=%x\n",
|
83 | 4acb54ba | Edgar E. Iglesias | mmu_idx, vaddr, paddr, lu.prot)); |
84 | 4acb54ba | Edgar E. Iglesias | r = tlb_set_page(env, vaddr, |
85 | 4acb54ba | Edgar E. Iglesias | paddr, lu.prot, mmu_idx, is_softmmu); |
86 | 4acb54ba | Edgar E. Iglesias | } else {
|
87 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_EAR] = address; |
88 | 21d20636 | Edgar E. Iglesias | DMMU(qemu_log("mmu=%d miss v=%x\n", mmu_idx, address));
|
89 | 4acb54ba | Edgar E. Iglesias | |
90 | 4acb54ba | Edgar E. Iglesias | switch (lu.err) {
|
91 | 4acb54ba | Edgar E. Iglesias | case ERR_PROT:
|
92 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_ESR] = rw == 2 ? 17 : 16; |
93 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_ESR] |= (rw == 1) << 10; |
94 | 4acb54ba | Edgar E. Iglesias | break;
|
95 | 4acb54ba | Edgar E. Iglesias | case ERR_MISS:
|
96 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_ESR] = rw == 2 ? 19 : 18; |
97 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_ESR] |= (rw == 1) << 10; |
98 | 4acb54ba | Edgar E. Iglesias | break;
|
99 | 4acb54ba | Edgar E. Iglesias | default:
|
100 | 4acb54ba | Edgar E. Iglesias | abort(); |
101 | 4acb54ba | Edgar E. Iglesias | break;
|
102 | 4acb54ba | Edgar E. Iglesias | } |
103 | 4acb54ba | Edgar E. Iglesias | |
104 | 4acb54ba | Edgar E. Iglesias | if (env->exception_index == EXCP_MMU) {
|
105 | 4acb54ba | Edgar E. Iglesias | cpu_abort(env, "recursive faults\n");
|
106 | 4acb54ba | Edgar E. Iglesias | } |
107 | 4acb54ba | Edgar E. Iglesias | |
108 | 4acb54ba | Edgar E. Iglesias | /* TLB miss. */
|
109 | 4acb54ba | Edgar E. Iglesias | env->exception_index = EXCP_MMU; |
110 | 4acb54ba | Edgar E. Iglesias | } |
111 | 4acb54ba | Edgar E. Iglesias | } else {
|
112 | 4acb54ba | Edgar E. Iglesias | /* MMU disabled or not available. */
|
113 | 4acb54ba | Edgar E. Iglesias | address &= TARGET_PAGE_MASK; |
114 | 4acb54ba | Edgar E. Iglesias | prot = PAGE_BITS; |
115 | 4acb54ba | Edgar E. Iglesias | r = tlb_set_page(env, address, address, prot, mmu_idx, is_softmmu); |
116 | 4acb54ba | Edgar E. Iglesias | } |
117 | 4acb54ba | Edgar E. Iglesias | return r;
|
118 | 4acb54ba | Edgar E. Iglesias | } |
119 | 4acb54ba | Edgar E. Iglesias | |
120 | 4acb54ba | Edgar E. Iglesias | void do_interrupt(CPUState *env)
|
121 | 4acb54ba | Edgar E. Iglesias | { |
122 | 4acb54ba | Edgar E. Iglesias | uint32_t t; |
123 | 4acb54ba | Edgar E. Iglesias | |
124 | 4acb54ba | Edgar E. Iglesias | /* IMM flag cannot propagate accross a branch and into the dslot. */
|
125 | 4acb54ba | Edgar E. Iglesias | assert(!((env->iflags & D_FLAG) && (env->iflags & IMM_FLAG))); |
126 | 4acb54ba | Edgar E. Iglesias | assert(!(env->iflags & (DRTI_FLAG | DRTE_FLAG | DRTB_FLAG))); |
127 | 4acb54ba | Edgar E. Iglesias | /* assert(env->sregs[SR_MSR] & (MSR_EE)); Only for HW exceptions. */
|
128 | 4acb54ba | Edgar E. Iglesias | switch (env->exception_index) {
|
129 | cedb936b | Edgar E. Iglesias | case EXCP_HW_EXCP:
|
130 | cedb936b | Edgar E. Iglesias | if (!(env->pvr.regs[0] & PVR0_USE_EXC_MASK)) { |
131 | cedb936b | Edgar E. Iglesias | qemu_log("Exception raised on system without exceptions!\n");
|
132 | cedb936b | Edgar E. Iglesias | return;
|
133 | cedb936b | Edgar E. Iglesias | } |
134 | cedb936b | Edgar E. Iglesias | |
135 | cedb936b | Edgar E. Iglesias | env->regs[17] = env->sregs[SR_PC] + 4; |
136 | cedb936b | Edgar E. Iglesias | env->sregs[SR_ESR] &= ~(1 << 12); |
137 | cedb936b | Edgar E. Iglesias | |
138 | cedb936b | Edgar E. Iglesias | /* Exception breaks branch + dslot sequence? */
|
139 | cedb936b | Edgar E. Iglesias | if (env->iflags & D_FLAG) {
|
140 | cedb936b | Edgar E. Iglesias | env->sregs[SR_ESR] |= 1 << 12 ; |
141 | cedb936b | Edgar E. Iglesias | env->sregs[SR_BTR] = env->btarget; |
142 | cedb936b | Edgar E. Iglesias | } |
143 | cedb936b | Edgar E. Iglesias | |
144 | cedb936b | Edgar E. Iglesias | /* Disable the MMU. */
|
145 | cedb936b | Edgar E. Iglesias | t = (env->sregs[SR_MSR] & (MSR_VM | MSR_UM)) << 1;
|
146 | cedb936b | Edgar E. Iglesias | env->sregs[SR_MSR] &= ~(MSR_VMS | MSR_UMS | MSR_VM | MSR_UM); |
147 | cedb936b | Edgar E. Iglesias | env->sregs[SR_MSR] |= t; |
148 | cedb936b | Edgar E. Iglesias | /* Exception in progress. */
|
149 | cedb936b | Edgar E. Iglesias | env->sregs[SR_MSR] |= MSR_EIP; |
150 | cedb936b | Edgar E. Iglesias | |
151 | cedb936b | Edgar E. Iglesias | qemu_log_mask(CPU_LOG_INT, |
152 | cedb936b | Edgar E. Iglesias | "hw exception at pc=%x ear=%x esr=%x iflags=%x\n",
|
153 | cedb936b | Edgar E. Iglesias | env->sregs[SR_PC], env->sregs[SR_EAR], |
154 | cedb936b | Edgar E. Iglesias | env->sregs[SR_ESR], env->iflags); |
155 | cedb936b | Edgar E. Iglesias | log_cpu_state_mask(CPU_LOG_INT, env, 0);
|
156 | cedb936b | Edgar E. Iglesias | env->iflags &= ~(IMM_FLAG | D_FLAG); |
157 | cedb936b | Edgar E. Iglesias | env->sregs[SR_PC] = 0x20;
|
158 | cedb936b | Edgar E. Iglesias | break;
|
159 | cedb936b | Edgar E. Iglesias | |
160 | 4acb54ba | Edgar E. Iglesias | case EXCP_MMU:
|
161 | 4acb54ba | Edgar E. Iglesias | env->regs[17] = env->sregs[SR_PC];
|
162 | 4acb54ba | Edgar E. Iglesias | |
163 | a75cf0c5 | Edgar E. Iglesias | env->sregs[SR_ESR] &= ~(1 << 12); |
164 | 4acb54ba | Edgar E. Iglesias | /* Exception breaks branch + dslot sequence? */
|
165 | 4acb54ba | Edgar E. Iglesias | if (env->iflags & D_FLAG) {
|
166 | 4acb54ba | Edgar E. Iglesias | D(qemu_log("D_FLAG set at exception bimm=%d\n", env->bimm));
|
167 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_ESR] |= 1 << 12 ; |
168 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_BTR] = env->btarget; |
169 | 4acb54ba | Edgar E. Iglesias | |
170 | 4acb54ba | Edgar E. Iglesias | /* Reexecute the branch. */
|
171 | 4acb54ba | Edgar E. Iglesias | env->regs[17] -= 4; |
172 | 4acb54ba | Edgar E. Iglesias | /* was the branch immprefixed?. */
|
173 | 4acb54ba | Edgar E. Iglesias | if (env->bimm) {
|
174 | 4acb54ba | Edgar E. Iglesias | qemu_log_mask(CPU_LOG_INT, |
175 | 4acb54ba | Edgar E. Iglesias | "bimm exception at pc=%x iflags=%x\n",
|
176 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC], env->iflags); |
177 | 4acb54ba | Edgar E. Iglesias | env->regs[17] -= 4; |
178 | 4acb54ba | Edgar E. Iglesias | log_cpu_state_mask(CPU_LOG_INT, env, 0);
|
179 | 4acb54ba | Edgar E. Iglesias | } |
180 | 4acb54ba | Edgar E. Iglesias | } else if (env->iflags & IMM_FLAG) { |
181 | 4acb54ba | Edgar E. Iglesias | D(qemu_log("IMM_FLAG set at exception\n"));
|
182 | 4acb54ba | Edgar E. Iglesias | env->regs[17] -= 4; |
183 | 4acb54ba | Edgar E. Iglesias | } |
184 | 4acb54ba | Edgar E. Iglesias | |
185 | 4acb54ba | Edgar E. Iglesias | /* Disable the MMU. */
|
186 | 4acb54ba | Edgar E. Iglesias | t = (env->sregs[SR_MSR] & (MSR_VM | MSR_UM)) << 1;
|
187 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] &= ~(MSR_VMS | MSR_UMS | MSR_VM | MSR_UM); |
188 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] |= t; |
189 | 4acb54ba | Edgar E. Iglesias | /* Exception in progress. */
|
190 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] |= MSR_EIP; |
191 | 4acb54ba | Edgar E. Iglesias | |
192 | 4acb54ba | Edgar E. Iglesias | qemu_log_mask(CPU_LOG_INT, |
193 | 4acb54ba | Edgar E. Iglesias | "exception at pc=%x ear=%x iflags=%x\n",
|
194 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC], env->sregs[SR_EAR], env->iflags); |
195 | 4acb54ba | Edgar E. Iglesias | log_cpu_state_mask(CPU_LOG_INT, env, 0);
|
196 | 4acb54ba | Edgar E. Iglesias | env->iflags &= ~(IMM_FLAG | D_FLAG); |
197 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC] = 0x20;
|
198 | 4acb54ba | Edgar E. Iglesias | break;
|
199 | 4acb54ba | Edgar E. Iglesias | |
200 | 4acb54ba | Edgar E. Iglesias | case EXCP_IRQ:
|
201 | 4acb54ba | Edgar E. Iglesias | assert(!(env->sregs[SR_MSR] & (MSR_EIP | MSR_BIP))); |
202 | 4acb54ba | Edgar E. Iglesias | assert(env->sregs[SR_MSR] & MSR_IE); |
203 | 4acb54ba | Edgar E. Iglesias | assert(!(env->iflags & D_FLAG)); |
204 | 4acb54ba | Edgar E. Iglesias | |
205 | 4acb54ba | Edgar E. Iglesias | t = (env->sregs[SR_MSR] & (MSR_VM | MSR_UM)) << 1;
|
206 | 4acb54ba | Edgar E. Iglesias | |
207 | 4acb54ba | Edgar E. Iglesias | #if 0
|
208 | 4acb54ba | Edgar E. Iglesias | #include "disas.h"
|
209 | 4acb54ba | Edgar E. Iglesias | |
210 | 4acb54ba | Edgar E. Iglesias | /* Useful instrumentation when debugging interrupt issues in either
|
211 | 4acb54ba | Edgar E. Iglesias | the models or in sw. */
|
212 | 4acb54ba | Edgar E. Iglesias | {
|
213 | 4acb54ba | Edgar E. Iglesias | const char *sym;
|
214 | 4acb54ba | Edgar E. Iglesias | |
215 | 4acb54ba | Edgar E. Iglesias | sym = lookup_symbol(env->sregs[SR_PC]);
|
216 | 4acb54ba | Edgar E. Iglesias | if (sym
|
217 | 4acb54ba | Edgar E. Iglesias | && (!strcmp("netif_rx", sym)
|
218 | 4acb54ba | Edgar E. Iglesias | || !strcmp("process_backlog", sym))) {
|
219 | 4acb54ba | Edgar E. Iglesias | |
220 | 4acb54ba | Edgar E. Iglesias | qemu_log(
|
221 | 4acb54ba | Edgar E. Iglesias | "interrupt at pc=%x msr=%x %x iflags=%x sym=%s\n",
|
222 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC], env->sregs[SR_MSR], t, env->iflags,
|
223 | 4acb54ba | Edgar E. Iglesias | sym);
|
224 | 4acb54ba | Edgar E. Iglesias | |
225 | 4acb54ba | Edgar E. Iglesias | log_cpu_state(env, 0);
|
226 | 4acb54ba | Edgar E. Iglesias | }
|
227 | 4acb54ba | Edgar E. Iglesias | }
|
228 | 4acb54ba | Edgar E. Iglesias | #endif
|
229 | 4acb54ba | Edgar E. Iglesias | qemu_log_mask(CPU_LOG_INT, |
230 | 4acb54ba | Edgar E. Iglesias | "interrupt at pc=%x msr=%x %x iflags=%x\n",
|
231 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC], env->sregs[SR_MSR], t, env->iflags); |
232 | 4acb54ba | Edgar E. Iglesias | |
233 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] &= ~(MSR_VMS | MSR_UMS | MSR_VM \ |
234 | 4acb54ba | Edgar E. Iglesias | | MSR_UM | MSR_IE); |
235 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] |= t; |
236 | 4acb54ba | Edgar E. Iglesias | |
237 | 4acb54ba | Edgar E. Iglesias | env->regs[14] = env->sregs[SR_PC];
|
238 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC] = 0x10;
|
239 | 4acb54ba | Edgar E. Iglesias | //log_cpu_state_mask(CPU_LOG_INT, env, 0);
|
240 | 4acb54ba | Edgar E. Iglesias | break;
|
241 | 4acb54ba | Edgar E. Iglesias | |
242 | 4acb54ba | Edgar E. Iglesias | case EXCP_BREAK:
|
243 | 4acb54ba | Edgar E. Iglesias | case EXCP_HW_BREAK:
|
244 | 4acb54ba | Edgar E. Iglesias | assert(!(env->iflags & IMM_FLAG)); |
245 | 4acb54ba | Edgar E. Iglesias | assert(!(env->iflags & D_FLAG)); |
246 | 4acb54ba | Edgar E. Iglesias | t = (env->sregs[SR_MSR] & (MSR_VM | MSR_UM)) << 1;
|
247 | 4acb54ba | Edgar E. Iglesias | qemu_log_mask(CPU_LOG_INT, |
248 | 4acb54ba | Edgar E. Iglesias | "break at pc=%x msr=%x %x iflags=%x\n",
|
249 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC], env->sregs[SR_MSR], t, env->iflags); |
250 | 4acb54ba | Edgar E. Iglesias | log_cpu_state_mask(CPU_LOG_INT, env, 0);
|
251 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] &= ~(MSR_VMS | MSR_UMS | MSR_VM | MSR_UM); |
252 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] |= t; |
253 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] |= MSR_BIP; |
254 | 4acb54ba | Edgar E. Iglesias | if (env->exception_index == EXCP_HW_BREAK) {
|
255 | 4acb54ba | Edgar E. Iglesias | env->regs[16] = env->sregs[SR_PC];
|
256 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_MSR] |= MSR_BIP; |
257 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC] = 0x18;
|
258 | 4acb54ba | Edgar E. Iglesias | } else
|
259 | 4acb54ba | Edgar E. Iglesias | env->sregs[SR_PC] = env->btarget; |
260 | 4acb54ba | Edgar E. Iglesias | break;
|
261 | 4acb54ba | Edgar E. Iglesias | default:
|
262 | 4acb54ba | Edgar E. Iglesias | cpu_abort(env, "unhandled exception type=%d\n",
|
263 | 4acb54ba | Edgar E. Iglesias | env->exception_index); |
264 | 4acb54ba | Edgar E. Iglesias | break;
|
265 | 4acb54ba | Edgar E. Iglesias | } |
266 | 4acb54ba | Edgar E. Iglesias | } |
267 | 4acb54ba | Edgar E. Iglesias | |
268 | c227f099 | Anthony Liguori | target_phys_addr_t cpu_get_phys_page_debug(CPUState * env, target_ulong addr) |
269 | 4acb54ba | Edgar E. Iglesias | { |
270 | 4acb54ba | Edgar E. Iglesias | target_ulong vaddr, paddr = 0;
|
271 | 4acb54ba | Edgar E. Iglesias | struct microblaze_mmu_lookup lu;
|
272 | 4acb54ba | Edgar E. Iglesias | unsigned int hit; |
273 | 4acb54ba | Edgar E. Iglesias | |
274 | 4acb54ba | Edgar E. Iglesias | if (env->sregs[SR_MSR] & MSR_VM) {
|
275 | 4acb54ba | Edgar E. Iglesias | hit = mmu_translate(&env->mmu, &lu, addr, 0, 0); |
276 | 4acb54ba | Edgar E. Iglesias | if (hit) {
|
277 | 4acb54ba | Edgar E. Iglesias | vaddr = addr & TARGET_PAGE_MASK; |
278 | 4acb54ba | Edgar E. Iglesias | paddr = lu.paddr + vaddr - lu.vaddr; |
279 | 4acb54ba | Edgar E. Iglesias | } else
|
280 | 4acb54ba | Edgar E. Iglesias | paddr = 0; /* ???. */ |
281 | 4acb54ba | Edgar E. Iglesias | } else
|
282 | 4acb54ba | Edgar E. Iglesias | paddr = addr & TARGET_PAGE_MASK; |
283 | 4acb54ba | Edgar E. Iglesias | |
284 | 4acb54ba | Edgar E. Iglesias | return paddr;
|
285 | 4acb54ba | Edgar E. Iglesias | } |
286 | 4acb54ba | Edgar E. Iglesias | #endif |