Statistics
| Branch: | Revision:

root / hw / ppce500_mpc8544ds.c @ 6693665a

History | View | Annotate | Download (8.8 kB)

1 1db09b84 aurel32
/*
2 1db09b84 aurel32
 * Qemu PowerPC MPC8544DS board emualtion
3 1db09b84 aurel32
 *
4 1db09b84 aurel32
 * Copyright (C) 2009 Freescale Semiconductor, Inc. All rights reserved.
5 1db09b84 aurel32
 *
6 1db09b84 aurel32
 * Author: Yu Liu,     <yu.liu@freescale.com>
7 1db09b84 aurel32
 *
8 1db09b84 aurel32
 * This file is derived from hw/ppc440_bamboo.c,
9 1db09b84 aurel32
 * the copyright for that material belongs to the original owners.
10 1db09b84 aurel32
 *
11 1db09b84 aurel32
 * This is free software; you can redistribute it and/or modify
12 1db09b84 aurel32
 * it under the terms of  the GNU General  Public License as published by
13 1db09b84 aurel32
 * the Free Software Foundation;  either version 2 of the  License, or
14 1db09b84 aurel32
 * (at your option) any later version.
15 1db09b84 aurel32
 */
16 1db09b84 aurel32
17 1db09b84 aurel32
#include <dirent.h>
18 1db09b84 aurel32
19 1db09b84 aurel32
#include "config.h"
20 1db09b84 aurel32
#include "qemu-common.h"
21 1db09b84 aurel32
#include "net.h"
22 1db09b84 aurel32
#include "hw.h"
23 1db09b84 aurel32
#include "pc.h"
24 1db09b84 aurel32
#include "pci.h"
25 1db09b84 aurel32
#include "boards.h"
26 1db09b84 aurel32
#include "sysemu.h"
27 1db09b84 aurel32
#include "kvm.h"
28 1db09b84 aurel32
#include "kvm_ppc.h"
29 1db09b84 aurel32
#include "device_tree.h"
30 1db09b84 aurel32
#include "openpic.h"
31 1db09b84 aurel32
#include "ppce500.h"
32 1db09b84 aurel32
33 1db09b84 aurel32
#define BINARY_DEVICE_TREE_FILE    "mpc8544ds.dtb"
34 1db09b84 aurel32
#define UIMAGE_LOAD_BASE           0
35 1db09b84 aurel32
#define DTB_LOAD_BASE              0x600000
36 1db09b84 aurel32
#define INITRD_LOAD_BASE           0x2000000
37 1db09b84 aurel32
38 1db09b84 aurel32
#define RAM_SIZES_ALIGN            (64UL << 20)
39 1db09b84 aurel32
40 1db09b84 aurel32
#define MPC8544_CCSRBAR_BASE       0xE0000000
41 1db09b84 aurel32
#define MPC8544_MPIC_REGS_BASE     (MPC8544_CCSRBAR_BASE + 0x40000)
42 1db09b84 aurel32
#define MPC8544_SERIAL0_REGS_BASE  (MPC8544_CCSRBAR_BASE + 0x4500)
43 1db09b84 aurel32
#define MPC8544_SERIAL1_REGS_BASE  (MPC8544_CCSRBAR_BASE + 0x4600)
44 1db09b84 aurel32
#define MPC8544_PCI_REGS_BASE      (MPC8544_CCSRBAR_BASE + 0x8000)
45 1db09b84 aurel32
#define MPC8544_PCI_REGS_SIZE      0x1000
46 1db09b84 aurel32
#define MPC8544_PCI_IO             0xE1000000
47 1db09b84 aurel32
#define MPC8544_PCI_IOLEN          0x10000
48 1db09b84 aurel32
49 511d2b14 blueswir1
#ifdef HAVE_FDT
50 1db09b84 aurel32
static int mpc8544_copy_soc_cell(void *fdt, const char *node, const char *prop)
51 1db09b84 aurel32
{
52 1db09b84 aurel32
    uint32_t cell;
53 1db09b84 aurel32
    int ret;
54 1db09b84 aurel32
55 1db09b84 aurel32
    ret = kvmppc_read_host_property(node, prop, &cell, sizeof(cell));
56 1db09b84 aurel32
    if (ret < 0) {
57 1db09b84 aurel32
        fprintf(stderr, "couldn't read host %s/%s\n", node, prop);
58 1db09b84 aurel32
        goto out;
59 1db09b84 aurel32
    }
60 1db09b84 aurel32
61 1db09b84 aurel32
    ret = qemu_devtree_setprop_cell(fdt, "/cpus/PowerPC,8544@0",
62 1db09b84 aurel32
                                prop, cell);
63 1db09b84 aurel32
    if (ret < 0) {
64 1db09b84 aurel32
        fprintf(stderr, "couldn't set guest /cpus/PowerPC,8544@0/%s\n", prop);
65 1db09b84 aurel32
        goto out;
66 1db09b84 aurel32
    }
67 1db09b84 aurel32
68 1db09b84 aurel32
out:
69 1db09b84 aurel32
    return ret;
70 1db09b84 aurel32
}
71 511d2b14 blueswir1
#endif
72 1db09b84 aurel32
73 7ec632b4 pbrook
static void *mpc8544_load_device_tree(target_phys_addr_t addr,
74 1db09b84 aurel32
                                     uint32_t ramsize,
75 1db09b84 aurel32
                                     target_phys_addr_t initrd_base,
76 1db09b84 aurel32
                                     target_phys_addr_t initrd_size,
77 1db09b84 aurel32
                                     const char *kernel_cmdline)
78 1db09b84 aurel32
{
79 1db09b84 aurel32
    void *fdt = NULL;
80 1db09b84 aurel32
#ifdef HAVE_FDT
81 1db09b84 aurel32
    uint32_t mem_reg_property[] = {0, ramsize};
82 5cea8590 Paul Brook
    char *filename;
83 7ec632b4 pbrook
    int fdt_size;
84 1db09b84 aurel32
    int ret;
85 1db09b84 aurel32
86 5cea8590 Paul Brook
    filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, BINARY_DEVICE_TREE_FILE);
87 5cea8590 Paul Brook
    if (!filename) {
88 1db09b84 aurel32
        goto out;
89 5cea8590 Paul Brook
    }
90 5cea8590 Paul Brook
    fdt = load_device_tree(filename, &fdt_size);
91 5cea8590 Paul Brook
    qemu_free(filename);
92 5cea8590 Paul Brook
    if (fdt == NULL) {
93 5cea8590 Paul Brook
        goto out;
94 5cea8590 Paul Brook
    }
95 1db09b84 aurel32
96 1db09b84 aurel32
    /* Manipulate device tree in memory. */
97 1db09b84 aurel32
    ret = qemu_devtree_setprop(fdt, "/memory", "reg", mem_reg_property,
98 1db09b84 aurel32
                               sizeof(mem_reg_property));
99 1db09b84 aurel32
    if (ret < 0)
100 1db09b84 aurel32
        fprintf(stderr, "couldn't set /memory/reg\n");
101 1db09b84 aurel32
102 1db09b84 aurel32
    ret = qemu_devtree_setprop_cell(fdt, "/chosen", "linux,initrd-start",
103 1db09b84 aurel32
                                    initrd_base);
104 1db09b84 aurel32
    if (ret < 0)
105 1db09b84 aurel32
        fprintf(stderr, "couldn't set /chosen/linux,initrd-start\n");
106 1db09b84 aurel32
107 1db09b84 aurel32
    ret = qemu_devtree_setprop_cell(fdt, "/chosen", "linux,initrd-end",
108 1db09b84 aurel32
                                    (initrd_base + initrd_size));
109 1db09b84 aurel32
    if (ret < 0)
110 1db09b84 aurel32
        fprintf(stderr, "couldn't set /chosen/linux,initrd-end\n");
111 1db09b84 aurel32
112 1db09b84 aurel32
    ret = qemu_devtree_setprop_string(fdt, "/chosen", "bootargs",
113 1db09b84 aurel32
                                      kernel_cmdline);
114 1db09b84 aurel32
    if (ret < 0)
115 1db09b84 aurel32
        fprintf(stderr, "couldn't set /chosen/bootargs\n");
116 1db09b84 aurel32
117 1db09b84 aurel32
    if (kvm_enabled()) {
118 1db09b84 aurel32
        struct dirent *dirp;
119 1db09b84 aurel32
        DIR *dp;
120 1db09b84 aurel32
        char buf[128];
121 1db09b84 aurel32
122 1db09b84 aurel32
        if ((dp = opendir("/proc/device-tree/cpus/")) == NULL) {
123 1db09b84 aurel32
            printf("Can't open directory /proc/device-tree/cpus/\n");
124 1db09b84 aurel32
            goto out;
125 1db09b84 aurel32
        }
126 1db09b84 aurel32
127 1db09b84 aurel32
        buf[0] = '\0';
128 1db09b84 aurel32
        while ((dirp = readdir(dp)) != NULL) {
129 1db09b84 aurel32
            if (strncmp(dirp->d_name, "PowerPC", 7) == 0) {
130 1db09b84 aurel32
                snprintf(buf, 128, "/cpus/%s", dirp->d_name);
131 1db09b84 aurel32
                break;
132 1db09b84 aurel32
            }
133 1db09b84 aurel32
        }
134 1db09b84 aurel32
        closedir(dp);
135 1db09b84 aurel32
        if (buf[0] == '\0') {
136 1db09b84 aurel32
            printf("Unknow host!\n");
137 1db09b84 aurel32
            goto out;
138 1db09b84 aurel32
        }
139 1db09b84 aurel32
140 1db09b84 aurel32
        mpc8544_copy_soc_cell(fdt, buf, "clock-frequency");
141 1db09b84 aurel32
        mpc8544_copy_soc_cell(fdt, buf, "timebase-frequency");
142 1db09b84 aurel32
    }
143 1db09b84 aurel32
144 7ec632b4 pbrook
    cpu_physical_memory_write (addr, (void *)fdt, fdt_size);
145 7ec632b4 pbrook
146 1db09b84 aurel32
out:
147 1db09b84 aurel32
#endif
148 1db09b84 aurel32
149 1db09b84 aurel32
    return fdt;
150 1db09b84 aurel32
}
151 1db09b84 aurel32
152 fbe1b595 Paul Brook
static void mpc8544ds_init(ram_addr_t ram_size,
153 1db09b84 aurel32
                         const char *boot_device,
154 1db09b84 aurel32
                         const char *kernel_filename,
155 1db09b84 aurel32
                         const char *kernel_cmdline,
156 1db09b84 aurel32
                         const char *initrd_filename,
157 1db09b84 aurel32
                         const char *cpu_model)
158 1db09b84 aurel32
{
159 1db09b84 aurel32
    PCIBus *pci_bus;
160 1db09b84 aurel32
    CPUState *env;
161 1db09b84 aurel32
    uint64_t elf_entry;
162 1db09b84 aurel32
    uint64_t elf_lowaddr;
163 1db09b84 aurel32
    target_ulong entry=0;
164 1db09b84 aurel32
    target_ulong loadaddr=UIMAGE_LOAD_BASE;
165 1db09b84 aurel32
    target_long kernel_size=0;
166 1db09b84 aurel32
    target_ulong dt_base=DTB_LOAD_BASE;
167 1db09b84 aurel32
    target_ulong initrd_base=INITRD_LOAD_BASE;
168 1db09b84 aurel32
    target_long initrd_size=0;
169 1db09b84 aurel32
    void *fdt;
170 1db09b84 aurel32
    int i=0;
171 1db09b84 aurel32
    unsigned int pci_irq_nrs[4] = {1, 2, 3, 4};
172 1db09b84 aurel32
    qemu_irq *irqs, *mpic, *pci_irqs;
173 1db09b84 aurel32
    SerialState * serial[2];
174 1db09b84 aurel32
175 1db09b84 aurel32
    /* Setup CPU */
176 1db09b84 aurel32
    env = cpu_ppc_init("e500v2_v30");
177 1db09b84 aurel32
    if (!env) {
178 1db09b84 aurel32
        fprintf(stderr, "Unable to initialize CPU!\n");
179 1db09b84 aurel32
        exit(1);
180 1db09b84 aurel32
    }
181 1db09b84 aurel32
182 1db09b84 aurel32
    /* Fixup Memory size on a alignment boundary */
183 1db09b84 aurel32
    ram_size &= ~(RAM_SIZES_ALIGN - 1);
184 1db09b84 aurel32
185 1db09b84 aurel32
    /* Register Memory */
186 d7585251 pbrook
    cpu_register_physical_memory(0, ram_size, qemu_ram_alloc(ram_size));
187 1db09b84 aurel32
188 1db09b84 aurel32
    /* MPIC */
189 1db09b84 aurel32
    irqs = qemu_mallocz(sizeof(qemu_irq) * OPENPIC_OUTPUT_NB);
190 1db09b84 aurel32
    irqs[OPENPIC_OUTPUT_INT] = ((qemu_irq *)env->irq_inputs)[PPCE500_INPUT_INT];
191 1db09b84 aurel32
    irqs[OPENPIC_OUTPUT_CINT] = ((qemu_irq *)env->irq_inputs)[PPCE500_INPUT_CINT];
192 1db09b84 aurel32
    mpic = mpic_init(MPC8544_MPIC_REGS_BASE, 1, &irqs, NULL);
193 1db09b84 aurel32
194 1db09b84 aurel32
    /* Serial */
195 1db09b84 aurel32
    if (serial_hds[0])
196 1db09b84 aurel32
        serial[0] = serial_mm_init(MPC8544_SERIAL0_REGS_BASE,
197 1db09b84 aurel32
                               0, mpic[12+26], 399193,
198 1db09b84 aurel32
                        serial_hds[0], 1);
199 1db09b84 aurel32
200 1db09b84 aurel32
    if (serial_hds[1])
201 1db09b84 aurel32
        serial[0] = serial_mm_init(MPC8544_SERIAL1_REGS_BASE,
202 1db09b84 aurel32
                        0, mpic[12+26], 399193,
203 1db09b84 aurel32
                        serial_hds[0], 1);
204 1db09b84 aurel32
205 1db09b84 aurel32
    /* PCI */
206 1db09b84 aurel32
    pci_irqs = qemu_malloc(sizeof(qemu_irq) * 4);
207 1db09b84 aurel32
    pci_irqs[0] = mpic[pci_irq_nrs[0]];
208 1db09b84 aurel32
    pci_irqs[1] = mpic[pci_irq_nrs[1]];
209 1db09b84 aurel32
    pci_irqs[2] = mpic[pci_irq_nrs[2]];
210 1db09b84 aurel32
    pci_irqs[3] = mpic[pci_irq_nrs[3]];
211 1db09b84 aurel32
    pci_bus = ppce500_pci_init(pci_irqs, MPC8544_PCI_REGS_BASE);
212 1db09b84 aurel32
    if (!pci_bus)
213 1db09b84 aurel32
        printf("couldn't create PCI controller!\n");
214 1db09b84 aurel32
215 1db09b84 aurel32
    isa_mmio_init(MPC8544_PCI_IO, MPC8544_PCI_IOLEN);
216 1db09b84 aurel32
217 1db09b84 aurel32
    if (pci_bus) {
218 1db09b84 aurel32
        int unit_id = 0;
219 1db09b84 aurel32
220 1db09b84 aurel32
        /* Add virtio block devices. */
221 1db09b84 aurel32
        while ((i = drive_get_index(IF_VIRTIO, 0, unit_id)) != -1) {
222 53c25cea Paul Brook
            pci_create_simple(pci_bus, -1, "virtio-blk-pci");
223 1db09b84 aurel32
            unit_id++;
224 1db09b84 aurel32
        }
225 1db09b84 aurel32
226 1db09b84 aurel32
        /* Register network interfaces. */
227 1db09b84 aurel32
        for (i = 0; i < nb_nics; i++) {
228 1db09b84 aurel32
            pci_nic_init(pci_bus, &nd_table[i], -1, "virtio");
229 1db09b84 aurel32
        }
230 1db09b84 aurel32
    }
231 1db09b84 aurel32
232 1db09b84 aurel32
    /* Load kernel. */
233 1db09b84 aurel32
    if (kernel_filename) {
234 1db09b84 aurel32
        kernel_size = load_uimage(kernel_filename, &entry, &loadaddr, NULL);
235 1db09b84 aurel32
        if (kernel_size < 0) {
236 1db09b84 aurel32
            kernel_size = load_elf(kernel_filename, 0, &elf_entry, &elf_lowaddr,
237 1db09b84 aurel32
                                   NULL);
238 1db09b84 aurel32
            entry = elf_entry;
239 1db09b84 aurel32
            loadaddr = elf_lowaddr;
240 1db09b84 aurel32
        }
241 1db09b84 aurel32
        /* XXX try again as binary */
242 1db09b84 aurel32
        if (kernel_size < 0) {
243 1db09b84 aurel32
            fprintf(stderr, "qemu: could not load kernel '%s'\n",
244 1db09b84 aurel32
                    kernel_filename);
245 1db09b84 aurel32
            exit(1);
246 1db09b84 aurel32
        }
247 1db09b84 aurel32
    }
248 1db09b84 aurel32
249 1db09b84 aurel32
    /* Load initrd. */
250 1db09b84 aurel32
    if (initrd_filename) {
251 d7585251 pbrook
        initrd_size = load_image_targphys(initrd_filename, initrd_base,
252 d7585251 pbrook
                                          ram_size - initrd_base);
253 1db09b84 aurel32
254 1db09b84 aurel32
        if (initrd_size < 0) {
255 1db09b84 aurel32
            fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
256 1db09b84 aurel32
                    initrd_filename);
257 1db09b84 aurel32
            exit(1);
258 1db09b84 aurel32
        }
259 1db09b84 aurel32
    }
260 1db09b84 aurel32
261 1db09b84 aurel32
    /* If we're loading a kernel directly, we must load the device tree too. */
262 1db09b84 aurel32
    if (kernel_filename) {
263 7ec632b4 pbrook
        fdt = mpc8544_load_device_tree(dt_base, ram_size,
264 1db09b84 aurel32
                                      initrd_base, initrd_size, kernel_cmdline);
265 1db09b84 aurel32
        if (fdt == NULL) {
266 1db09b84 aurel32
            fprintf(stderr, "couldn't load device tree\n");
267 1db09b84 aurel32
            exit(1);
268 1db09b84 aurel32
        }
269 1db09b84 aurel32
270 1db09b84 aurel32
        /* Set initial guest state. */
271 1db09b84 aurel32
        env->gpr[1] = (16<<20) - 8;
272 1db09b84 aurel32
        env->gpr[3] = dt_base;
273 1db09b84 aurel32
        env->nip = entry;
274 1db09b84 aurel32
        /* XXX we currently depend on KVM to create some initial TLB entries. */
275 1db09b84 aurel32
    }
276 1db09b84 aurel32
277 1db09b84 aurel32
    if (kvm_enabled())
278 1db09b84 aurel32
        kvmppc_init();
279 1db09b84 aurel32
280 1db09b84 aurel32
    return;
281 1db09b84 aurel32
}
282 1db09b84 aurel32
283 f80f9ec9 Anthony Liguori
static QEMUMachine mpc8544ds_machine = {
284 1db09b84 aurel32
    .name = "mpc8544ds",
285 1db09b84 aurel32
    .desc = "mpc8544ds",
286 1db09b84 aurel32
    .init = mpc8544ds_init,
287 1db09b84 aurel32
};
288 f80f9ec9 Anthony Liguori
289 f80f9ec9 Anthony Liguori
static void mpc8544ds_machine_init(void)
290 f80f9ec9 Anthony Liguori
{
291 f80f9ec9 Anthony Liguori
    qemu_register_machine(&mpc8544ds_machine);
292 f80f9ec9 Anthony Liguori
}
293 f80f9ec9 Anthony Liguori
294 f80f9ec9 Anthony Liguori
machine_init(mpc8544ds_machine_init);