root / cpu-all.h @ 678f2df6
History | View | Annotate | Download (16.8 kB)
1 | 5a9fdfec | bellard | /*
|
---|---|---|---|
2 | 5a9fdfec | bellard | * defines common to all virtual CPUs
|
3 | 5a9fdfec | bellard | *
|
4 | 5a9fdfec | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 5a9fdfec | bellard | *
|
6 | 5a9fdfec | bellard | * This library is free software; you can redistribute it and/or
|
7 | 5a9fdfec | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 5a9fdfec | bellard | * License as published by the Free Software Foundation; either
|
9 | 5a9fdfec | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 5a9fdfec | bellard | *
|
11 | 5a9fdfec | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 5a9fdfec | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 5a9fdfec | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 5a9fdfec | bellard | * Lesser General Public License for more details.
|
15 | 5a9fdfec | bellard | *
|
16 | 5a9fdfec | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 5a9fdfec | bellard | * License along with this library; if not, write to the Free Software
|
18 | 5a9fdfec | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 5a9fdfec | bellard | */
|
20 | 5a9fdfec | bellard | #ifndef CPU_ALL_H
|
21 | 5a9fdfec | bellard | #define CPU_ALL_H
|
22 | 5a9fdfec | bellard | |
23 | 0ac4bd56 | bellard | #if defined(__arm__) || defined(__sparc__)
|
24 | 0ac4bd56 | bellard | #define WORDS_ALIGNED
|
25 | 0ac4bd56 | bellard | #endif
|
26 | 0ac4bd56 | bellard | |
27 | 0ac4bd56 | bellard | /* some important defines:
|
28 | 0ac4bd56 | bellard | *
|
29 | 0ac4bd56 | bellard | * WORDS_ALIGNED : if defined, the host cpu can only make word aligned
|
30 | 0ac4bd56 | bellard | * memory accesses.
|
31 | 0ac4bd56 | bellard | *
|
32 | 0ac4bd56 | bellard | * WORDS_BIGENDIAN : if defined, the host cpu is big endian and
|
33 | 0ac4bd56 | bellard | * otherwise little endian.
|
34 | 0ac4bd56 | bellard | *
|
35 | 0ac4bd56 | bellard | * (TARGET_WORDS_ALIGNED : same for target cpu (not supported yet))
|
36 | 0ac4bd56 | bellard | *
|
37 | 0ac4bd56 | bellard | * TARGET_WORDS_BIGENDIAN : same for target cpu
|
38 | 0ac4bd56 | bellard | */
|
39 | 0ac4bd56 | bellard | |
40 | f193c797 | bellard | #include "bswap.h" |
41 | f193c797 | bellard | |
42 | f193c797 | bellard | #if defined(WORDS_BIGENDIAN) != defined(TARGET_WORDS_BIGENDIAN)
|
43 | f193c797 | bellard | #define BSWAP_NEEDED
|
44 | f193c797 | bellard | #endif
|
45 | f193c797 | bellard | |
46 | f193c797 | bellard | #ifdef BSWAP_NEEDED
|
47 | f193c797 | bellard | |
48 | f193c797 | bellard | static inline uint16_t tswap16(uint16_t s) |
49 | f193c797 | bellard | { |
50 | f193c797 | bellard | return bswap16(s);
|
51 | f193c797 | bellard | } |
52 | f193c797 | bellard | |
53 | f193c797 | bellard | static inline uint32_t tswap32(uint32_t s) |
54 | f193c797 | bellard | { |
55 | f193c797 | bellard | return bswap32(s);
|
56 | f193c797 | bellard | } |
57 | f193c797 | bellard | |
58 | f193c797 | bellard | static inline uint64_t tswap64(uint64_t s) |
59 | f193c797 | bellard | { |
60 | f193c797 | bellard | return bswap64(s);
|
61 | f193c797 | bellard | } |
62 | f193c797 | bellard | |
63 | f193c797 | bellard | static inline void tswap16s(uint16_t *s) |
64 | f193c797 | bellard | { |
65 | f193c797 | bellard | *s = bswap16(*s); |
66 | f193c797 | bellard | } |
67 | f193c797 | bellard | |
68 | f193c797 | bellard | static inline void tswap32s(uint32_t *s) |
69 | f193c797 | bellard | { |
70 | f193c797 | bellard | *s = bswap32(*s); |
71 | f193c797 | bellard | } |
72 | f193c797 | bellard | |
73 | f193c797 | bellard | static inline void tswap64s(uint64_t *s) |
74 | f193c797 | bellard | { |
75 | f193c797 | bellard | *s = bswap64(*s); |
76 | f193c797 | bellard | } |
77 | f193c797 | bellard | |
78 | f193c797 | bellard | #else
|
79 | f193c797 | bellard | |
80 | f193c797 | bellard | static inline uint16_t tswap16(uint16_t s) |
81 | f193c797 | bellard | { |
82 | f193c797 | bellard | return s;
|
83 | f193c797 | bellard | } |
84 | f193c797 | bellard | |
85 | f193c797 | bellard | static inline uint32_t tswap32(uint32_t s) |
86 | f193c797 | bellard | { |
87 | f193c797 | bellard | return s;
|
88 | f193c797 | bellard | } |
89 | f193c797 | bellard | |
90 | f193c797 | bellard | static inline uint64_t tswap64(uint64_t s) |
91 | f193c797 | bellard | { |
92 | f193c797 | bellard | return s;
|
93 | f193c797 | bellard | } |
94 | f193c797 | bellard | |
95 | f193c797 | bellard | static inline void tswap16s(uint16_t *s) |
96 | f193c797 | bellard | { |
97 | f193c797 | bellard | } |
98 | f193c797 | bellard | |
99 | f193c797 | bellard | static inline void tswap32s(uint32_t *s) |
100 | f193c797 | bellard | { |
101 | f193c797 | bellard | } |
102 | f193c797 | bellard | |
103 | f193c797 | bellard | static inline void tswap64s(uint64_t *s) |
104 | f193c797 | bellard | { |
105 | f193c797 | bellard | } |
106 | f193c797 | bellard | |
107 | f193c797 | bellard | #endif
|
108 | f193c797 | bellard | |
109 | f193c797 | bellard | #if TARGET_LONG_SIZE == 4 |
110 | f193c797 | bellard | #define tswapl(s) tswap32(s)
|
111 | f193c797 | bellard | #define tswapls(s) tswap32s((uint32_t *)(s))
|
112 | f193c797 | bellard | #else
|
113 | f193c797 | bellard | #define tswapl(s) tswap64(s)
|
114 | f193c797 | bellard | #define tswapls(s) tswap64s((uint64_t *)(s))
|
115 | f193c797 | bellard | #endif
|
116 | f193c797 | bellard | |
117 | 0ac4bd56 | bellard | /* NOTE: arm is horrible as double 32 bit words are stored in big endian ! */
|
118 | 0ac4bd56 | bellard | typedef union { |
119 | 0ac4bd56 | bellard | double d;
|
120 | 0ac4bd56 | bellard | #if !defined(WORDS_BIGENDIAN) && !defined(__arm__)
|
121 | 0ac4bd56 | bellard | struct {
|
122 | 0ac4bd56 | bellard | uint32_t lower; |
123 | 0ac4bd56 | bellard | uint32_t upper; |
124 | 0ac4bd56 | bellard | } l; |
125 | 0ac4bd56 | bellard | #else
|
126 | 0ac4bd56 | bellard | struct {
|
127 | 0ac4bd56 | bellard | uint32_t upper; |
128 | 0ac4bd56 | bellard | uint32_t lower; |
129 | 0ac4bd56 | bellard | } l; |
130 | 0ac4bd56 | bellard | #endif
|
131 | 0ac4bd56 | bellard | uint64_t ll; |
132 | 0ac4bd56 | bellard | } CPU_DoubleU; |
133 | 0ac4bd56 | bellard | |
134 | 61382a50 | bellard | /* CPU memory access without any memory or io remapping */
|
135 | 61382a50 | bellard | |
136 | 83d73968 | bellard | /*
|
137 | 83d73968 | bellard | * the generic syntax for the memory accesses is:
|
138 | 83d73968 | bellard | *
|
139 | 83d73968 | bellard | * load: ld{type}{sign}{size}{endian}_{access_type}(ptr)
|
140 | 83d73968 | bellard | *
|
141 | 83d73968 | bellard | * store: st{type}{size}{endian}_{access_type}(ptr, val)
|
142 | 83d73968 | bellard | *
|
143 | 83d73968 | bellard | * type is:
|
144 | 83d73968 | bellard | * (empty): integer access
|
145 | 83d73968 | bellard | * f : float access
|
146 | 83d73968 | bellard | *
|
147 | 83d73968 | bellard | * sign is:
|
148 | 83d73968 | bellard | * (empty): for floats or 32 bit size
|
149 | 83d73968 | bellard | * u : unsigned
|
150 | 83d73968 | bellard | * s : signed
|
151 | 83d73968 | bellard | *
|
152 | 83d73968 | bellard | * size is:
|
153 | 83d73968 | bellard | * b: 8 bits
|
154 | 83d73968 | bellard | * w: 16 bits
|
155 | 83d73968 | bellard | * l: 32 bits
|
156 | 83d73968 | bellard | * q: 64 bits
|
157 | 83d73968 | bellard | *
|
158 | 83d73968 | bellard | * endian is:
|
159 | 83d73968 | bellard | * (empty): target cpu endianness or 8 bit access
|
160 | 83d73968 | bellard | * r : reversed target cpu endianness (not implemented yet)
|
161 | 83d73968 | bellard | * be : big endian (not implemented yet)
|
162 | 83d73968 | bellard | * le : little endian (not implemented yet)
|
163 | 83d73968 | bellard | *
|
164 | 83d73968 | bellard | * access_type is:
|
165 | 83d73968 | bellard | * raw : host memory access
|
166 | 83d73968 | bellard | * user : user mode access using soft MMU
|
167 | 83d73968 | bellard | * kernel : kernel mode access using soft MMU
|
168 | 83d73968 | bellard | */
|
169 | 61382a50 | bellard | static inline int ldub_raw(void *ptr) |
170 | 5a9fdfec | bellard | { |
171 | 5a9fdfec | bellard | return *(uint8_t *)ptr;
|
172 | 5a9fdfec | bellard | } |
173 | 5a9fdfec | bellard | |
174 | 61382a50 | bellard | static inline int ldsb_raw(void *ptr) |
175 | 5a9fdfec | bellard | { |
176 | 5a9fdfec | bellard | return *(int8_t *)ptr;
|
177 | 5a9fdfec | bellard | } |
178 | 5a9fdfec | bellard | |
179 | 61382a50 | bellard | static inline void stb_raw(void *ptr, int v) |
180 | 5a9fdfec | bellard | { |
181 | 5a9fdfec | bellard | *(uint8_t *)ptr = v; |
182 | 5a9fdfec | bellard | } |
183 | 5a9fdfec | bellard | |
184 | 5a9fdfec | bellard | /* NOTE: on arm, putting 2 in /proc/sys/debug/alignment so that the
|
185 | 5a9fdfec | bellard | kernel handles unaligned load/stores may give better results, but
|
186 | 5a9fdfec | bellard | it is a system wide setting : bad */
|
187 | 0ac4bd56 | bellard | #if !defined(TARGET_WORDS_BIGENDIAN) && (defined(WORDS_BIGENDIAN) || defined(WORDS_ALIGNED))
|
188 | 5a9fdfec | bellard | |
189 | 5a9fdfec | bellard | /* conservative code for little endian unaligned accesses */
|
190 | 61382a50 | bellard | static inline int lduw_raw(void *ptr) |
191 | 5a9fdfec | bellard | { |
192 | 5a9fdfec | bellard | #ifdef __powerpc__
|
193 | 5a9fdfec | bellard | int val;
|
194 | 5a9fdfec | bellard | __asm__ __volatile__ ("lhbrx %0,0,%1" : "=r" (val) : "r" (ptr)); |
195 | 5a9fdfec | bellard | return val;
|
196 | 5a9fdfec | bellard | #else
|
197 | 5a9fdfec | bellard | uint8_t *p = ptr; |
198 | 5a9fdfec | bellard | return p[0] | (p[1] << 8); |
199 | 5a9fdfec | bellard | #endif
|
200 | 5a9fdfec | bellard | } |
201 | 5a9fdfec | bellard | |
202 | 61382a50 | bellard | static inline int ldsw_raw(void *ptr) |
203 | 5a9fdfec | bellard | { |
204 | 5a9fdfec | bellard | #ifdef __powerpc__
|
205 | 5a9fdfec | bellard | int val;
|
206 | 5a9fdfec | bellard | __asm__ __volatile__ ("lhbrx %0,0,%1" : "=r" (val) : "r" (ptr)); |
207 | 5a9fdfec | bellard | return (int16_t)val;
|
208 | 5a9fdfec | bellard | #else
|
209 | 5a9fdfec | bellard | uint8_t *p = ptr; |
210 | 5a9fdfec | bellard | return (int16_t)(p[0] | (p[1] << 8)); |
211 | 5a9fdfec | bellard | #endif
|
212 | 5a9fdfec | bellard | } |
213 | 5a9fdfec | bellard | |
214 | 61382a50 | bellard | static inline int ldl_raw(void *ptr) |
215 | 5a9fdfec | bellard | { |
216 | 5a9fdfec | bellard | #ifdef __powerpc__
|
217 | 5a9fdfec | bellard | int val;
|
218 | 5a9fdfec | bellard | __asm__ __volatile__ ("lwbrx %0,0,%1" : "=r" (val) : "r" (ptr)); |
219 | 5a9fdfec | bellard | return val;
|
220 | 5a9fdfec | bellard | #else
|
221 | 5a9fdfec | bellard | uint8_t *p = ptr; |
222 | 5a9fdfec | bellard | return p[0] | (p[1] << 8) | (p[2] << 16) | (p[3] << 24); |
223 | 5a9fdfec | bellard | #endif
|
224 | 5a9fdfec | bellard | } |
225 | 5a9fdfec | bellard | |
226 | 61382a50 | bellard | static inline uint64_t ldq_raw(void *ptr) |
227 | 5a9fdfec | bellard | { |
228 | 5a9fdfec | bellard | uint8_t *p = ptr; |
229 | 5a9fdfec | bellard | uint32_t v1, v2; |
230 | 61382a50 | bellard | v1 = ldl_raw(p); |
231 | 61382a50 | bellard | v2 = ldl_raw(p + 4);
|
232 | 5a9fdfec | bellard | return v1 | ((uint64_t)v2 << 32); |
233 | 5a9fdfec | bellard | } |
234 | 5a9fdfec | bellard | |
235 | 61382a50 | bellard | static inline void stw_raw(void *ptr, int v) |
236 | 5a9fdfec | bellard | { |
237 | 5a9fdfec | bellard | #ifdef __powerpc__
|
238 | 5a9fdfec | bellard | __asm__ __volatile__ ("sthbrx %1,0,%2" : "=m" (*(uint16_t *)ptr) : "r" (v), "r" (ptr)); |
239 | 5a9fdfec | bellard | #else
|
240 | 5a9fdfec | bellard | uint8_t *p = ptr; |
241 | 5a9fdfec | bellard | p[0] = v;
|
242 | 5a9fdfec | bellard | p[1] = v >> 8; |
243 | 5a9fdfec | bellard | #endif
|
244 | 5a9fdfec | bellard | } |
245 | 5a9fdfec | bellard | |
246 | 61382a50 | bellard | static inline void stl_raw(void *ptr, int v) |
247 | 5a9fdfec | bellard | { |
248 | 5a9fdfec | bellard | #ifdef __powerpc__
|
249 | 5a9fdfec | bellard | __asm__ __volatile__ ("stwbrx %1,0,%2" : "=m" (*(uint32_t *)ptr) : "r" (v), "r" (ptr)); |
250 | 5a9fdfec | bellard | #else
|
251 | 5a9fdfec | bellard | uint8_t *p = ptr; |
252 | 5a9fdfec | bellard | p[0] = v;
|
253 | 5a9fdfec | bellard | p[1] = v >> 8; |
254 | 5a9fdfec | bellard | p[2] = v >> 16; |
255 | 5a9fdfec | bellard | p[3] = v >> 24; |
256 | 5a9fdfec | bellard | #endif
|
257 | 5a9fdfec | bellard | } |
258 | 5a9fdfec | bellard | |
259 | 61382a50 | bellard | static inline void stq_raw(void *ptr, uint64_t v) |
260 | 5a9fdfec | bellard | { |
261 | 5a9fdfec | bellard | uint8_t *p = ptr; |
262 | 61382a50 | bellard | stl_raw(p, (uint32_t)v); |
263 | 61382a50 | bellard | stl_raw(p + 4, v >> 32); |
264 | 5a9fdfec | bellard | } |
265 | 5a9fdfec | bellard | |
266 | 5a9fdfec | bellard | /* float access */
|
267 | 5a9fdfec | bellard | |
268 | 61382a50 | bellard | static inline float ldfl_raw(void *ptr) |
269 | 5a9fdfec | bellard | { |
270 | 5a9fdfec | bellard | union {
|
271 | 5a9fdfec | bellard | float f;
|
272 | 5a9fdfec | bellard | uint32_t i; |
273 | 5a9fdfec | bellard | } u; |
274 | 61382a50 | bellard | u.i = ldl_raw(ptr); |
275 | 5a9fdfec | bellard | return u.f;
|
276 | 5a9fdfec | bellard | } |
277 | 5a9fdfec | bellard | |
278 | 61382a50 | bellard | static inline void stfl_raw(void *ptr, float v) |
279 | 5a9fdfec | bellard | { |
280 | 5a9fdfec | bellard | union {
|
281 | 5a9fdfec | bellard | float f;
|
282 | 5a9fdfec | bellard | uint32_t i; |
283 | 5a9fdfec | bellard | } u; |
284 | 5a9fdfec | bellard | u.f = v; |
285 | 61382a50 | bellard | stl_raw(ptr, u.i); |
286 | 5a9fdfec | bellard | } |
287 | 5a9fdfec | bellard | |
288 | 61382a50 | bellard | static inline double ldfq_raw(void *ptr) |
289 | 5a9fdfec | bellard | { |
290 | 0ac4bd56 | bellard | CPU_DoubleU u; |
291 | 0ac4bd56 | bellard | u.l.lower = ldl_raw(ptr); |
292 | 0ac4bd56 | bellard | u.l.upper = ldl_raw(ptr + 4);
|
293 | 5a9fdfec | bellard | return u.d;
|
294 | 5a9fdfec | bellard | } |
295 | 5a9fdfec | bellard | |
296 | 61382a50 | bellard | static inline void stfq_raw(void *ptr, double v) |
297 | 5a9fdfec | bellard | { |
298 | 0ac4bd56 | bellard | CPU_DoubleU u; |
299 | 5a9fdfec | bellard | u.d = v; |
300 | 0ac4bd56 | bellard | stl_raw(ptr, u.l.lower); |
301 | 0ac4bd56 | bellard | stl_raw(ptr + 4, u.l.upper);
|
302 | 5a9fdfec | bellard | } |
303 | 5a9fdfec | bellard | |
304 | 0ac4bd56 | bellard | #elif defined(TARGET_WORDS_BIGENDIAN) && (!defined(WORDS_BIGENDIAN) || defined(WORDS_ALIGNED))
|
305 | 93ac68bc | bellard | |
306 | 61382a50 | bellard | static inline int lduw_raw(void *ptr) |
307 | 93ac68bc | bellard | { |
308 | 83d73968 | bellard | #if defined(__i386__)
|
309 | 83d73968 | bellard | int val;
|
310 | 83d73968 | bellard | asm volatile ("movzwl %1, %0\n" |
311 | 83d73968 | bellard | "xchgb %b0, %h0\n"
|
312 | 83d73968 | bellard | : "=q" (val)
|
313 | 83d73968 | bellard | : "m" (*(uint16_t *)ptr));
|
314 | 83d73968 | bellard | return val;
|
315 | 83d73968 | bellard | #else
|
316 | 93ac68bc | bellard | uint8_t *b = (uint8_t *) ptr; |
317 | 83d73968 | bellard | return ((b[0] << 8) | b[1]); |
318 | 83d73968 | bellard | #endif
|
319 | 93ac68bc | bellard | } |
320 | 93ac68bc | bellard | |
321 | 61382a50 | bellard | static inline int ldsw_raw(void *ptr) |
322 | 93ac68bc | bellard | { |
323 | 83d73968 | bellard | #if defined(__i386__)
|
324 | 83d73968 | bellard | int val;
|
325 | 83d73968 | bellard | asm volatile ("movzwl %1, %0\n" |
326 | 83d73968 | bellard | "xchgb %b0, %h0\n"
|
327 | 83d73968 | bellard | : "=q" (val)
|
328 | 83d73968 | bellard | : "m" (*(uint16_t *)ptr));
|
329 | 83d73968 | bellard | return (int16_t)val;
|
330 | 83d73968 | bellard | #else
|
331 | 83d73968 | bellard | uint8_t *b = (uint8_t *) ptr; |
332 | 83d73968 | bellard | return (int16_t)((b[0] << 8) | b[1]); |
333 | 83d73968 | bellard | #endif
|
334 | 93ac68bc | bellard | } |
335 | 93ac68bc | bellard | |
336 | 61382a50 | bellard | static inline int ldl_raw(void *ptr) |
337 | 93ac68bc | bellard | { |
338 | 4f2ac237 | bellard | #if defined(__i386__) || defined(__x86_64__)
|
339 | 83d73968 | bellard | int val;
|
340 | 83d73968 | bellard | asm volatile ("movl %1, %0\n" |
341 | 83d73968 | bellard | "bswap %0\n"
|
342 | 83d73968 | bellard | : "=r" (val)
|
343 | 83d73968 | bellard | : "m" (*(uint32_t *)ptr));
|
344 | 83d73968 | bellard | return val;
|
345 | 83d73968 | bellard | #else
|
346 | 93ac68bc | bellard | uint8_t *b = (uint8_t *) ptr; |
347 | 83d73968 | bellard | return (b[0] << 24) | (b[1] << 16) | (b[2] << 8) | b[3]; |
348 | 83d73968 | bellard | #endif
|
349 | 93ac68bc | bellard | } |
350 | 93ac68bc | bellard | |
351 | 61382a50 | bellard | static inline uint64_t ldq_raw(void *ptr) |
352 | 93ac68bc | bellard | { |
353 | 93ac68bc | bellard | uint32_t a,b; |
354 | 9f05cc34 | bellard | a = ldl_raw(ptr); |
355 | 9f05cc34 | bellard | b = ldl_raw(ptr+4);
|
356 | 93ac68bc | bellard | return (((uint64_t)a<<32)|b); |
357 | 93ac68bc | bellard | } |
358 | 93ac68bc | bellard | |
359 | 61382a50 | bellard | static inline void stw_raw(void *ptr, int v) |
360 | 93ac68bc | bellard | { |
361 | 83d73968 | bellard | #if defined(__i386__)
|
362 | 83d73968 | bellard | asm volatile ("xchgb %b0, %h0\n" |
363 | 83d73968 | bellard | "movw %w0, %1\n"
|
364 | 83d73968 | bellard | : "=q" (v)
|
365 | 83d73968 | bellard | : "m" (*(uint16_t *)ptr), "0" (v)); |
366 | 83d73968 | bellard | #else
|
367 | 93ac68bc | bellard | uint8_t *d = (uint8_t *) ptr; |
368 | 93ac68bc | bellard | d[0] = v >> 8; |
369 | 93ac68bc | bellard | d[1] = v;
|
370 | 83d73968 | bellard | #endif
|
371 | 93ac68bc | bellard | } |
372 | 93ac68bc | bellard | |
373 | 61382a50 | bellard | static inline void stl_raw(void *ptr, int v) |
374 | 93ac68bc | bellard | { |
375 | 4f2ac237 | bellard | #if defined(__i386__) || defined(__x86_64__)
|
376 | 83d73968 | bellard | asm volatile ("bswap %0\n" |
377 | 83d73968 | bellard | "movl %0, %1\n"
|
378 | 83d73968 | bellard | : "=r" (v)
|
379 | 83d73968 | bellard | : "m" (*(uint32_t *)ptr), "0" (v)); |
380 | 83d73968 | bellard | #else
|
381 | 93ac68bc | bellard | uint8_t *d = (uint8_t *) ptr; |
382 | 93ac68bc | bellard | d[0] = v >> 24; |
383 | 93ac68bc | bellard | d[1] = v >> 16; |
384 | 93ac68bc | bellard | d[2] = v >> 8; |
385 | 93ac68bc | bellard | d[3] = v;
|
386 | 83d73968 | bellard | #endif
|
387 | 93ac68bc | bellard | } |
388 | 93ac68bc | bellard | |
389 | 61382a50 | bellard | static inline void stq_raw(void *ptr, uint64_t v) |
390 | 93ac68bc | bellard | { |
391 | 0ac4bd56 | bellard | stl_raw(ptr, v >> 32);
|
392 | 0ac4bd56 | bellard | stl_raw(ptr + 4, v);
|
393 | 0ac4bd56 | bellard | } |
394 | 0ac4bd56 | bellard | |
395 | 0ac4bd56 | bellard | /* float access */
|
396 | 0ac4bd56 | bellard | |
397 | 0ac4bd56 | bellard | static inline float ldfl_raw(void *ptr) |
398 | 0ac4bd56 | bellard | { |
399 | 0ac4bd56 | bellard | union {
|
400 | 0ac4bd56 | bellard | float f;
|
401 | 0ac4bd56 | bellard | uint32_t i; |
402 | 0ac4bd56 | bellard | } u; |
403 | 0ac4bd56 | bellard | u.i = ldl_raw(ptr); |
404 | 0ac4bd56 | bellard | return u.f;
|
405 | 0ac4bd56 | bellard | } |
406 | 0ac4bd56 | bellard | |
407 | 0ac4bd56 | bellard | static inline void stfl_raw(void *ptr, float v) |
408 | 0ac4bd56 | bellard | { |
409 | 0ac4bd56 | bellard | union {
|
410 | 0ac4bd56 | bellard | float f;
|
411 | 0ac4bd56 | bellard | uint32_t i; |
412 | 0ac4bd56 | bellard | } u; |
413 | 0ac4bd56 | bellard | u.f = v; |
414 | 0ac4bd56 | bellard | stl_raw(ptr, u.i); |
415 | 0ac4bd56 | bellard | } |
416 | 0ac4bd56 | bellard | |
417 | 0ac4bd56 | bellard | static inline double ldfq_raw(void *ptr) |
418 | 0ac4bd56 | bellard | { |
419 | 0ac4bd56 | bellard | CPU_DoubleU u; |
420 | 0ac4bd56 | bellard | u.l.upper = ldl_raw(ptr); |
421 | 0ac4bd56 | bellard | u.l.lower = ldl_raw(ptr + 4);
|
422 | 0ac4bd56 | bellard | return u.d;
|
423 | 0ac4bd56 | bellard | } |
424 | 0ac4bd56 | bellard | |
425 | 0ac4bd56 | bellard | static inline void stfq_raw(void *ptr, double v) |
426 | 0ac4bd56 | bellard | { |
427 | 0ac4bd56 | bellard | CPU_DoubleU u; |
428 | 0ac4bd56 | bellard | u.d = v; |
429 | 0ac4bd56 | bellard | stl_raw(ptr, u.l.upper); |
430 | 0ac4bd56 | bellard | stl_raw(ptr + 4, u.l.lower);
|
431 | 93ac68bc | bellard | } |
432 | 93ac68bc | bellard | |
433 | 5a9fdfec | bellard | #else
|
434 | 5a9fdfec | bellard | |
435 | 61382a50 | bellard | static inline int lduw_raw(void *ptr) |
436 | 5a9fdfec | bellard | { |
437 | 5a9fdfec | bellard | return *(uint16_t *)ptr;
|
438 | 5a9fdfec | bellard | } |
439 | 5a9fdfec | bellard | |
440 | 61382a50 | bellard | static inline int ldsw_raw(void *ptr) |
441 | 5a9fdfec | bellard | { |
442 | 5a9fdfec | bellard | return *(int16_t *)ptr;
|
443 | 5a9fdfec | bellard | } |
444 | 5a9fdfec | bellard | |
445 | 61382a50 | bellard | static inline int ldl_raw(void *ptr) |
446 | 5a9fdfec | bellard | { |
447 | 5a9fdfec | bellard | return *(uint32_t *)ptr;
|
448 | 5a9fdfec | bellard | } |
449 | 5a9fdfec | bellard | |
450 | 61382a50 | bellard | static inline uint64_t ldq_raw(void *ptr) |
451 | 5a9fdfec | bellard | { |
452 | 5a9fdfec | bellard | return *(uint64_t *)ptr;
|
453 | 5a9fdfec | bellard | } |
454 | 5a9fdfec | bellard | |
455 | 61382a50 | bellard | static inline void stw_raw(void *ptr, int v) |
456 | 5a9fdfec | bellard | { |
457 | 5a9fdfec | bellard | *(uint16_t *)ptr = v; |
458 | 5a9fdfec | bellard | } |
459 | 5a9fdfec | bellard | |
460 | 61382a50 | bellard | static inline void stl_raw(void *ptr, int v) |
461 | 5a9fdfec | bellard | { |
462 | 5a9fdfec | bellard | *(uint32_t *)ptr = v; |
463 | 5a9fdfec | bellard | } |
464 | 5a9fdfec | bellard | |
465 | 61382a50 | bellard | static inline void stq_raw(void *ptr, uint64_t v) |
466 | 5a9fdfec | bellard | { |
467 | 5a9fdfec | bellard | *(uint64_t *)ptr = v; |
468 | 5a9fdfec | bellard | } |
469 | 5a9fdfec | bellard | |
470 | 5a9fdfec | bellard | /* float access */
|
471 | 5a9fdfec | bellard | |
472 | 61382a50 | bellard | static inline float ldfl_raw(void *ptr) |
473 | 5a9fdfec | bellard | { |
474 | 5a9fdfec | bellard | return *(float *)ptr; |
475 | 5a9fdfec | bellard | } |
476 | 5a9fdfec | bellard | |
477 | 61382a50 | bellard | static inline double ldfq_raw(void *ptr) |
478 | 5a9fdfec | bellard | { |
479 | 5a9fdfec | bellard | return *(double *)ptr; |
480 | 5a9fdfec | bellard | } |
481 | 5a9fdfec | bellard | |
482 | 61382a50 | bellard | static inline void stfl_raw(void *ptr, float v) |
483 | 5a9fdfec | bellard | { |
484 | 5a9fdfec | bellard | *(float *)ptr = v;
|
485 | 5a9fdfec | bellard | } |
486 | 5a9fdfec | bellard | |
487 | 61382a50 | bellard | static inline void stfq_raw(void *ptr, double v) |
488 | 5a9fdfec | bellard | { |
489 | 5a9fdfec | bellard | *(double *)ptr = v;
|
490 | 5a9fdfec | bellard | } |
491 | 5a9fdfec | bellard | #endif
|
492 | 5a9fdfec | bellard | |
493 | 61382a50 | bellard | /* MMU memory access macros */
|
494 | 61382a50 | bellard | |
495 | 61382a50 | bellard | #if defined(CONFIG_USER_ONLY)
|
496 | 61382a50 | bellard | |
497 | 61382a50 | bellard | /* if user mode, no other memory access functions */
|
498 | 61382a50 | bellard | #define ldub(p) ldub_raw(p)
|
499 | 61382a50 | bellard | #define ldsb(p) ldsb_raw(p)
|
500 | 61382a50 | bellard | #define lduw(p) lduw_raw(p)
|
501 | 61382a50 | bellard | #define ldsw(p) ldsw_raw(p)
|
502 | 61382a50 | bellard | #define ldl(p) ldl_raw(p)
|
503 | 61382a50 | bellard | #define ldq(p) ldq_raw(p)
|
504 | 61382a50 | bellard | #define ldfl(p) ldfl_raw(p)
|
505 | 61382a50 | bellard | #define ldfq(p) ldfq_raw(p)
|
506 | 61382a50 | bellard | #define stb(p, v) stb_raw(p, v)
|
507 | 61382a50 | bellard | #define stw(p, v) stw_raw(p, v)
|
508 | 61382a50 | bellard | #define stl(p, v) stl_raw(p, v)
|
509 | 61382a50 | bellard | #define stq(p, v) stq_raw(p, v)
|
510 | 61382a50 | bellard | #define stfl(p, v) stfl_raw(p, v)
|
511 | 61382a50 | bellard | #define stfq(p, v) stfq_raw(p, v)
|
512 | 61382a50 | bellard | |
513 | 61382a50 | bellard | #define ldub_code(p) ldub_raw(p)
|
514 | 61382a50 | bellard | #define ldsb_code(p) ldsb_raw(p)
|
515 | 61382a50 | bellard | #define lduw_code(p) lduw_raw(p)
|
516 | 61382a50 | bellard | #define ldsw_code(p) ldsw_raw(p)
|
517 | 61382a50 | bellard | #define ldl_code(p) ldl_raw(p)
|
518 | 61382a50 | bellard | |
519 | 61382a50 | bellard | #define ldub_kernel(p) ldub_raw(p)
|
520 | 61382a50 | bellard | #define ldsb_kernel(p) ldsb_raw(p)
|
521 | 61382a50 | bellard | #define lduw_kernel(p) lduw_raw(p)
|
522 | 61382a50 | bellard | #define ldsw_kernel(p) ldsw_raw(p)
|
523 | 61382a50 | bellard | #define ldl_kernel(p) ldl_raw(p)
|
524 | 0ac4bd56 | bellard | #define ldfl_kernel(p) ldfl_raw(p)
|
525 | 0ac4bd56 | bellard | #define ldfq_kernel(p) ldfq_raw(p)
|
526 | 61382a50 | bellard | #define stb_kernel(p, v) stb_raw(p, v)
|
527 | 61382a50 | bellard | #define stw_kernel(p, v) stw_raw(p, v)
|
528 | 61382a50 | bellard | #define stl_kernel(p, v) stl_raw(p, v)
|
529 | 61382a50 | bellard | #define stq_kernel(p, v) stq_raw(p, v)
|
530 | 0ac4bd56 | bellard | #define stfl_kernel(p, v) stfl_raw(p, v)
|
531 | 0ac4bd56 | bellard | #define stfq_kernel(p, vt) stfq_raw(p, v)
|
532 | 61382a50 | bellard | |
533 | 61382a50 | bellard | #endif /* defined(CONFIG_USER_ONLY) */ |
534 | 61382a50 | bellard | |
535 | 5a9fdfec | bellard | /* page related stuff */
|
536 | 5a9fdfec | bellard | |
537 | 5a9fdfec | bellard | #define TARGET_PAGE_SIZE (1 << TARGET_PAGE_BITS) |
538 | 5a9fdfec | bellard | #define TARGET_PAGE_MASK ~(TARGET_PAGE_SIZE - 1) |
539 | 5a9fdfec | bellard | #define TARGET_PAGE_ALIGN(addr) (((addr) + TARGET_PAGE_SIZE - 1) & TARGET_PAGE_MASK) |
540 | 5a9fdfec | bellard | |
541 | 5a9fdfec | bellard | extern unsigned long real_host_page_size; |
542 | 5a9fdfec | bellard | extern unsigned long host_page_bits; |
543 | 5a9fdfec | bellard | extern unsigned long host_page_size; |
544 | 5a9fdfec | bellard | extern unsigned long host_page_mask; |
545 | 5a9fdfec | bellard | |
546 | 5a9fdfec | bellard | #define HOST_PAGE_ALIGN(addr) (((addr) + host_page_size - 1) & host_page_mask) |
547 | 5a9fdfec | bellard | |
548 | 5a9fdfec | bellard | /* same as PROT_xxx */
|
549 | 5a9fdfec | bellard | #define PAGE_READ 0x0001 |
550 | 5a9fdfec | bellard | #define PAGE_WRITE 0x0002 |
551 | 5a9fdfec | bellard | #define PAGE_EXEC 0x0004 |
552 | 5a9fdfec | bellard | #define PAGE_BITS (PAGE_READ | PAGE_WRITE | PAGE_EXEC)
|
553 | 5a9fdfec | bellard | #define PAGE_VALID 0x0008 |
554 | 5a9fdfec | bellard | /* original state of the write flag (used when tracking self-modifying
|
555 | 5a9fdfec | bellard | code */
|
556 | 5a9fdfec | bellard | #define PAGE_WRITE_ORG 0x0010 |
557 | 5a9fdfec | bellard | |
558 | 5a9fdfec | bellard | void page_dump(FILE *f);
|
559 | 5a9fdfec | bellard | int page_get_flags(unsigned long address); |
560 | 5a9fdfec | bellard | void page_set_flags(unsigned long start, unsigned long end, int flags); |
561 | 5a9fdfec | bellard | void page_unprotect_range(uint8_t *data, unsigned long data_size); |
562 | 5a9fdfec | bellard | |
563 | 5a9fdfec | bellard | #define SINGLE_CPU_DEFINES
|
564 | 5a9fdfec | bellard | #ifdef SINGLE_CPU_DEFINES
|
565 | 5a9fdfec | bellard | |
566 | 5a9fdfec | bellard | #if defined(TARGET_I386)
|
567 | 5a9fdfec | bellard | |
568 | 5a9fdfec | bellard | #define CPUState CPUX86State
|
569 | 5a9fdfec | bellard | #define cpu_init cpu_x86_init
|
570 | 5a9fdfec | bellard | #define cpu_exec cpu_x86_exec
|
571 | 5a9fdfec | bellard | #define cpu_gen_code cpu_x86_gen_code
|
572 | 5a9fdfec | bellard | #define cpu_signal_handler cpu_x86_signal_handler
|
573 | 09683d35 | bellard | #define cpu_dump_state cpu_x86_dump_state
|
574 | 5a9fdfec | bellard | |
575 | 5a9fdfec | bellard | #elif defined(TARGET_ARM)
|
576 | 5a9fdfec | bellard | |
577 | 5a9fdfec | bellard | #define CPUState CPUARMState
|
578 | 5a9fdfec | bellard | #define cpu_init cpu_arm_init
|
579 | 5a9fdfec | bellard | #define cpu_exec cpu_arm_exec
|
580 | 5a9fdfec | bellard | #define cpu_gen_code cpu_arm_gen_code
|
581 | 5a9fdfec | bellard | #define cpu_signal_handler cpu_arm_signal_handler
|
582 | 09683d35 | bellard | #define cpu_dump_state cpu_arm_dump_state
|
583 | 5a9fdfec | bellard | |
584 | 93ac68bc | bellard | #elif defined(TARGET_SPARC)
|
585 | 93ac68bc | bellard | |
586 | 93ac68bc | bellard | #define CPUState CPUSPARCState
|
587 | 93ac68bc | bellard | #define cpu_init cpu_sparc_init
|
588 | 93ac68bc | bellard | #define cpu_exec cpu_sparc_exec
|
589 | 93ac68bc | bellard | #define cpu_gen_code cpu_sparc_gen_code
|
590 | 93ac68bc | bellard | #define cpu_signal_handler cpu_sparc_signal_handler
|
591 | 09683d35 | bellard | #define cpu_dump_state cpu_sparc_dump_state
|
592 | 93ac68bc | bellard | |
593 | 67867308 | bellard | #elif defined(TARGET_PPC)
|
594 | 67867308 | bellard | |
595 | 67867308 | bellard | #define CPUState CPUPPCState
|
596 | 67867308 | bellard | #define cpu_init cpu_ppc_init
|
597 | 67867308 | bellard | #define cpu_exec cpu_ppc_exec
|
598 | 67867308 | bellard | #define cpu_gen_code cpu_ppc_gen_code
|
599 | 67867308 | bellard | #define cpu_signal_handler cpu_ppc_signal_handler
|
600 | 09683d35 | bellard | #define cpu_dump_state cpu_ppc_dump_state
|
601 | 67867308 | bellard | |
602 | 5a9fdfec | bellard | #else
|
603 | 5a9fdfec | bellard | |
604 | 5a9fdfec | bellard | #error unsupported target CPU
|
605 | 5a9fdfec | bellard | |
606 | 5a9fdfec | bellard | #endif
|
607 | 5a9fdfec | bellard | |
608 | 972ddf78 | bellard | #endif /* SINGLE_CPU_DEFINES */ |
609 | 972ddf78 | bellard | |
610 | 972ddf78 | bellard | void cpu_abort(CPUState *env, const char *fmt, ...); |
611 | e2f22898 | bellard | extern CPUState *cpu_single_env;
|
612 | 9acbed06 | bellard | extern int code_copy_enabled; |
613 | 5a9fdfec | bellard | |
614 | 9acbed06 | bellard | #define CPU_INTERRUPT_EXIT 0x01 /* wants exit from main loop */ |
615 | 9acbed06 | bellard | #define CPU_INTERRUPT_HARD 0x02 /* hardware interrupt pending */ |
616 | 9acbed06 | bellard | #define CPU_INTERRUPT_EXITTB 0x04 /* exit the current TB (use for x86 a20 case) */ |
617 | ef792f9d | bellard | #define CPU_INTERRUPT_TIMER 0x08 /* internal timer exception pending */ |
618 | 4690764b | bellard | void cpu_interrupt(CPUState *s, int mask); |
619 | b54ad049 | bellard | void cpu_reset_interrupt(CPUState *env, int mask); |
620 | 68a79315 | bellard | |
621 | 2e12669a | bellard | int cpu_breakpoint_insert(CPUState *env, target_ulong pc);
|
622 | 2e12669a | bellard | int cpu_breakpoint_remove(CPUState *env, target_ulong pc);
|
623 | c33a346e | bellard | void cpu_single_step(CPUState *env, int enabled); |
624 | d95dc32d | bellard | void cpu_reset(CPUState *s);
|
625 | 4c3a88a2 | bellard | |
626 | 13eb76e0 | bellard | /* Return the physical page corresponding to a virtual one. Use it
|
627 | 13eb76e0 | bellard | only for debugging because no protection checks are done. Return -1
|
628 | 13eb76e0 | bellard | if no page found. */
|
629 | 13eb76e0 | bellard | target_ulong cpu_get_phys_page_debug(CPUState *env, target_ulong addr); |
630 | 13eb76e0 | bellard | |
631 | 9fddaa0c | bellard | #define CPU_LOG_TB_OUT_ASM (1 << 0) |
632 | 9fddaa0c | bellard | #define CPU_LOG_TB_IN_ASM (1 << 1) |
633 | f193c797 | bellard | #define CPU_LOG_TB_OP (1 << 2) |
634 | f193c797 | bellard | #define CPU_LOG_TB_OP_OPT (1 << 3) |
635 | f193c797 | bellard | #define CPU_LOG_INT (1 << 4) |
636 | f193c797 | bellard | #define CPU_LOG_EXEC (1 << 5) |
637 | f193c797 | bellard | #define CPU_LOG_PCALL (1 << 6) |
638 | fd872598 | bellard | #define CPU_LOG_IOPORT (1 << 7) |
639 | 9fddaa0c | bellard | #define CPU_LOG_TB_CPU (1 << 8) |
640 | f193c797 | bellard | |
641 | f193c797 | bellard | /* define log items */
|
642 | f193c797 | bellard | typedef struct CPULogItem { |
643 | f193c797 | bellard | int mask;
|
644 | f193c797 | bellard | const char *name; |
645 | f193c797 | bellard | const char *help; |
646 | f193c797 | bellard | } CPULogItem; |
647 | f193c797 | bellard | |
648 | f193c797 | bellard | extern CPULogItem cpu_log_items[];
|
649 | f193c797 | bellard | |
650 | 34865134 | bellard | void cpu_set_log(int log_flags); |
651 | 34865134 | bellard | void cpu_set_log_filename(const char *filename); |
652 | f193c797 | bellard | int cpu_str_to_log_mask(const char *str); |
653 | 34865134 | bellard | |
654 | 09683d35 | bellard | /* IO ports API */
|
655 | 09683d35 | bellard | |
656 | 09683d35 | bellard | /* NOTE: as these functions may be even used when there is an isa
|
657 | 09683d35 | bellard | brige on non x86 targets, we always defined them */
|
658 | 09683d35 | bellard | #ifndef NO_CPU_IO_DEFS
|
659 | 09683d35 | bellard | void cpu_outb(CPUState *env, int addr, int val); |
660 | 09683d35 | bellard | void cpu_outw(CPUState *env, int addr, int val); |
661 | 09683d35 | bellard | void cpu_outl(CPUState *env, int addr, int val); |
662 | 09683d35 | bellard | int cpu_inb(CPUState *env, int addr); |
663 | 09683d35 | bellard | int cpu_inw(CPUState *env, int addr); |
664 | 09683d35 | bellard | int cpu_inl(CPUState *env, int addr); |
665 | 09683d35 | bellard | #endif
|
666 | 09683d35 | bellard | |
667 | 33417e70 | bellard | /* memory API */
|
668 | 33417e70 | bellard | |
669 | edf75d59 | bellard | extern int phys_ram_size; |
670 | edf75d59 | bellard | extern int phys_ram_fd; |
671 | edf75d59 | bellard | extern uint8_t *phys_ram_base;
|
672 | 1ccde1cb | bellard | extern uint8_t *phys_ram_dirty;
|
673 | edf75d59 | bellard | |
674 | edf75d59 | bellard | /* physical memory access */
|
675 | edf75d59 | bellard | #define IO_MEM_NB_ENTRIES 256 |
676 | edf75d59 | bellard | #define TLB_INVALID_MASK (1 << 3) |
677 | edf75d59 | bellard | #define IO_MEM_SHIFT 4 |
678 | edf75d59 | bellard | |
679 | edf75d59 | bellard | #define IO_MEM_RAM (0 << IO_MEM_SHIFT) /* hardcoded offset */ |
680 | edf75d59 | bellard | #define IO_MEM_ROM (1 << IO_MEM_SHIFT) /* hardcoded offset */ |
681 | edf75d59 | bellard | #define IO_MEM_UNASSIGNED (2 << IO_MEM_SHIFT) |
682 | 1ccde1cb | bellard | #define IO_MEM_CODE (3 << IO_MEM_SHIFT) /* used internally, never use directly */ |
683 | 1ccde1cb | bellard | #define IO_MEM_NOTDIRTY (4 << IO_MEM_SHIFT) /* used internally, never use directly */ |
684 | edf75d59 | bellard | |
685 | 7727994d | bellard | typedef void CPUWriteMemoryFunc(void *opaque, target_phys_addr_t addr, uint32_t value); |
686 | 7727994d | bellard | typedef uint32_t CPUReadMemoryFunc(void *opaque, target_phys_addr_t addr); |
687 | 33417e70 | bellard | |
688 | 2e12669a | bellard | void cpu_register_physical_memory(target_phys_addr_t start_addr,
|
689 | 2e12669a | bellard | unsigned long size, |
690 | 2e12669a | bellard | unsigned long phys_offset); |
691 | 33417e70 | bellard | int cpu_register_io_memory(int io_index, |
692 | 33417e70 | bellard | CPUReadMemoryFunc **mem_read, |
693 | 7727994d | bellard | CPUWriteMemoryFunc **mem_write, |
694 | 7727994d | bellard | void *opaque);
|
695 | 33417e70 | bellard | |
696 | 2e12669a | bellard | void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
|
697 | 13eb76e0 | bellard | int len, int is_write); |
698 | 2e12669a | bellard | static inline void cpu_physical_memory_read(target_phys_addr_t addr, |
699 | 2e12669a | bellard | uint8_t *buf, int len)
|
700 | 8b1f24b0 | bellard | { |
701 | 8b1f24b0 | bellard | cpu_physical_memory_rw(addr, buf, len, 0);
|
702 | 8b1f24b0 | bellard | } |
703 | 2e12669a | bellard | static inline void cpu_physical_memory_write(target_phys_addr_t addr, |
704 | 2e12669a | bellard | const uint8_t *buf, int len) |
705 | 8b1f24b0 | bellard | { |
706 | 8b1f24b0 | bellard | cpu_physical_memory_rw(addr, (uint8_t *)buf, len, 1);
|
707 | 8b1f24b0 | bellard | } |
708 | 8b1f24b0 | bellard | |
709 | 8b1f24b0 | bellard | int cpu_memory_rw_debug(CPUState *env, target_ulong addr,
|
710 | 8b1f24b0 | bellard | uint8_t *buf, int len, int is_write); |
711 | 13eb76e0 | bellard | |
712 | 1ccde1cb | bellard | /* read dirty bit (return 0 or 1) */
|
713 | 1ccde1cb | bellard | static inline int cpu_physical_memory_is_dirty(target_ulong addr) |
714 | 1ccde1cb | bellard | { |
715 | 1ccde1cb | bellard | return phys_ram_dirty[addr >> TARGET_PAGE_BITS];
|
716 | 1ccde1cb | bellard | } |
717 | 1ccde1cb | bellard | |
718 | 1ccde1cb | bellard | static inline void cpu_physical_memory_set_dirty(target_ulong addr) |
719 | 1ccde1cb | bellard | { |
720 | 1ccde1cb | bellard | phys_ram_dirty[addr >> TARGET_PAGE_BITS] = 1;
|
721 | 1ccde1cb | bellard | } |
722 | 1ccde1cb | bellard | |
723 | 1ccde1cb | bellard | void cpu_physical_memory_reset_dirty(target_ulong start, target_ulong end);
|
724 | 1ccde1cb | bellard | |
725 | 5a9fdfec | bellard | #endif /* CPU_ALL_H */ |