root / hw / vmware_vga.c @ 681f8c29
History | View | Annotate | Download (34.9 kB)
1 | d34cab9f | ths | /*
|
---|---|---|---|
2 | d34cab9f | ths | * QEMU VMware-SVGA "chipset".
|
3 | d34cab9f | ths | *
|
4 | d34cab9f | ths | * Copyright (c) 2007 Andrzej Zaborowski <balrog@zabor.org>
|
5 | d34cab9f | ths | *
|
6 | d34cab9f | ths | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | d34cab9f | ths | * of this software and associated documentation files (the "Software"), to deal
|
8 | d34cab9f | ths | * in the Software without restriction, including without limitation the rights
|
9 | d34cab9f | ths | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | d34cab9f | ths | * copies of the Software, and to permit persons to whom the Software is
|
11 | d34cab9f | ths | * furnished to do so, subject to the following conditions:
|
12 | d34cab9f | ths | *
|
13 | d34cab9f | ths | * The above copyright notice and this permission notice shall be included in
|
14 | d34cab9f | ths | * all copies or substantial portions of the Software.
|
15 | d34cab9f | ths | *
|
16 | d34cab9f | ths | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | d34cab9f | ths | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | d34cab9f | ths | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | d34cab9f | ths | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | d34cab9f | ths | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | d34cab9f | ths | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | d34cab9f | ths | * THE SOFTWARE.
|
23 | d34cab9f | ths | */
|
24 | 87ecb68b | pbrook | #include "hw.h" |
25 | 87ecb68b | pbrook | #include "console.h" |
26 | 87ecb68b | pbrook | #include "pci.h" |
27 | d34cab9f | ths | |
28 | d34cab9f | ths | #define VERBOSE
|
29 | d34cab9f | ths | #define EMBED_STDVGA
|
30 | d34cab9f | ths | #undef DIRECT_VRAM
|
31 | d34cab9f | ths | #define HW_RECT_ACCEL
|
32 | d34cab9f | ths | #define HW_FILL_ACCEL
|
33 | d34cab9f | ths | #define HW_MOUSE_ACCEL
|
34 | d34cab9f | ths | |
35 | d34cab9f | ths | #ifdef EMBED_STDVGA
|
36 | d34cab9f | ths | # include "vga_int.h" |
37 | d34cab9f | ths | #endif
|
38 | d34cab9f | ths | |
39 | d34cab9f | ths | struct vmsvga_state_s {
|
40 | d34cab9f | ths | #ifdef EMBED_STDVGA
|
41 | d34cab9f | ths | VGA_STATE_COMMON |
42 | d34cab9f | ths | #endif
|
43 | d34cab9f | ths | |
44 | d34cab9f | ths | int width;
|
45 | d34cab9f | ths | int height;
|
46 | d34cab9f | ths | int invalidated;
|
47 | d34cab9f | ths | int depth;
|
48 | d34cab9f | ths | int bypp;
|
49 | d34cab9f | ths | int enable;
|
50 | d34cab9f | ths | int config;
|
51 | d34cab9f | ths | struct {
|
52 | d34cab9f | ths | int id;
|
53 | d34cab9f | ths | int x;
|
54 | d34cab9f | ths | int y;
|
55 | d34cab9f | ths | int on;
|
56 | d34cab9f | ths | } cursor; |
57 | d34cab9f | ths | |
58 | d34cab9f | ths | #ifndef EMBED_STDVGA
|
59 | d34cab9f | ths | DisplayState *ds; |
60 | c60e08d9 | pbrook | QEMUConsole *console; |
61 | d34cab9f | ths | int vram_size;
|
62 | 6f9bc132 | balrog | ram_addr_t vram_offset; |
63 | d34cab9f | ths | #endif
|
64 | d34cab9f | ths | uint8_t *vram; |
65 | 3016d80b | balrog | target_phys_addr_t vram_base; |
66 | d34cab9f | ths | |
67 | d34cab9f | ths | int index;
|
68 | d34cab9f | ths | int scratch_size;
|
69 | d34cab9f | ths | uint32_t *scratch; |
70 | d34cab9f | ths | int new_width;
|
71 | d34cab9f | ths | int new_height;
|
72 | d34cab9f | ths | uint32_t guest; |
73 | d34cab9f | ths | uint32_t svgaid; |
74 | d34cab9f | ths | uint32_t wred; |
75 | d34cab9f | ths | uint32_t wgreen; |
76 | d34cab9f | ths | uint32_t wblue; |
77 | d34cab9f | ths | int syncing;
|
78 | d34cab9f | ths | int fb_size;
|
79 | d34cab9f | ths | |
80 | d34cab9f | ths | union {
|
81 | d34cab9f | ths | uint32_t *fifo; |
82 | d34cab9f | ths | struct __attribute__((__packed__)) {
|
83 | d34cab9f | ths | uint32_t min; |
84 | d34cab9f | ths | uint32_t max; |
85 | d34cab9f | ths | uint32_t next_cmd; |
86 | d34cab9f | ths | uint32_t stop; |
87 | d34cab9f | ths | /* Add registers here when adding capabilities. */
|
88 | d34cab9f | ths | uint32_t fifo[0];
|
89 | d34cab9f | ths | } *cmd; |
90 | d34cab9f | ths | }; |
91 | d34cab9f | ths | |
92 | d34cab9f | ths | #define REDRAW_FIFO_LEN 512 |
93 | d34cab9f | ths | struct vmsvga_rect_s {
|
94 | d34cab9f | ths | int x, y, w, h;
|
95 | d34cab9f | ths | } redraw_fifo[REDRAW_FIFO_LEN]; |
96 | d34cab9f | ths | int redraw_fifo_first, redraw_fifo_last;
|
97 | d34cab9f | ths | }; |
98 | d34cab9f | ths | |
99 | d34cab9f | ths | struct pci_vmsvga_state_s {
|
100 | d34cab9f | ths | PCIDevice card; |
101 | d34cab9f | ths | struct vmsvga_state_s chip;
|
102 | d34cab9f | ths | }; |
103 | d34cab9f | ths | |
104 | d34cab9f | ths | #define SVGA_MAGIC 0x900000UL |
105 | d34cab9f | ths | #define SVGA_MAKE_ID(ver) (SVGA_MAGIC << 8 | (ver)) |
106 | d34cab9f | ths | #define SVGA_ID_0 SVGA_MAKE_ID(0) |
107 | d34cab9f | ths | #define SVGA_ID_1 SVGA_MAKE_ID(1) |
108 | d34cab9f | ths | #define SVGA_ID_2 SVGA_MAKE_ID(2) |
109 | d34cab9f | ths | |
110 | d34cab9f | ths | #define SVGA_LEGACY_BASE_PORT 0x4560 |
111 | d34cab9f | ths | #define SVGA_INDEX_PORT 0x0 |
112 | d34cab9f | ths | #define SVGA_VALUE_PORT 0x1 |
113 | d34cab9f | ths | #define SVGA_BIOS_PORT 0x2 |
114 | d34cab9f | ths | |
115 | d34cab9f | ths | #define SVGA_VERSION_2
|
116 | d34cab9f | ths | |
117 | d34cab9f | ths | #ifdef SVGA_VERSION_2
|
118 | d34cab9f | ths | # define SVGA_ID SVGA_ID_2
|
119 | d34cab9f | ths | # define SVGA_IO_BASE SVGA_LEGACY_BASE_PORT
|
120 | d34cab9f | ths | # define SVGA_IO_MUL 1 |
121 | d34cab9f | ths | # define SVGA_FIFO_SIZE 0x10000 |
122 | 1f72aae5 | balrog | # define SVGA_MEM_BASE 0xe0000000 |
123 | d34cab9f | ths | # define SVGA_PCI_DEVICE_ID PCI_DEVICE_ID_VMWARE_SVGA2
|
124 | d34cab9f | ths | #else
|
125 | d34cab9f | ths | # define SVGA_ID SVGA_ID_1
|
126 | d34cab9f | ths | # define SVGA_IO_BASE SVGA_LEGACY_BASE_PORT
|
127 | d34cab9f | ths | # define SVGA_IO_MUL 4 |
128 | d34cab9f | ths | # define SVGA_FIFO_SIZE 0x10000 |
129 | 1f72aae5 | balrog | # define SVGA_MEM_BASE 0xe0000000 |
130 | d34cab9f | ths | # define SVGA_PCI_DEVICE_ID PCI_DEVICE_ID_VMWARE_SVGA
|
131 | d34cab9f | ths | #endif
|
132 | d34cab9f | ths | |
133 | d34cab9f | ths | enum {
|
134 | d34cab9f | ths | /* ID 0, 1 and 2 registers */
|
135 | d34cab9f | ths | SVGA_REG_ID = 0,
|
136 | d34cab9f | ths | SVGA_REG_ENABLE = 1,
|
137 | d34cab9f | ths | SVGA_REG_WIDTH = 2,
|
138 | d34cab9f | ths | SVGA_REG_HEIGHT = 3,
|
139 | d34cab9f | ths | SVGA_REG_MAX_WIDTH = 4,
|
140 | d34cab9f | ths | SVGA_REG_MAX_HEIGHT = 5,
|
141 | d34cab9f | ths | SVGA_REG_DEPTH = 6,
|
142 | d34cab9f | ths | SVGA_REG_BITS_PER_PIXEL = 7, /* Current bpp in the guest */ |
143 | d34cab9f | ths | SVGA_REG_PSEUDOCOLOR = 8,
|
144 | d34cab9f | ths | SVGA_REG_RED_MASK = 9,
|
145 | d34cab9f | ths | SVGA_REG_GREEN_MASK = 10,
|
146 | d34cab9f | ths | SVGA_REG_BLUE_MASK = 11,
|
147 | d34cab9f | ths | SVGA_REG_BYTES_PER_LINE = 12,
|
148 | d34cab9f | ths | SVGA_REG_FB_START = 13,
|
149 | d34cab9f | ths | SVGA_REG_FB_OFFSET = 14,
|
150 | d34cab9f | ths | SVGA_REG_VRAM_SIZE = 15,
|
151 | d34cab9f | ths | SVGA_REG_FB_SIZE = 16,
|
152 | d34cab9f | ths | |
153 | d34cab9f | ths | /* ID 1 and 2 registers */
|
154 | d34cab9f | ths | SVGA_REG_CAPABILITIES = 17,
|
155 | d34cab9f | ths | SVGA_REG_MEM_START = 18, /* Memory for command FIFO */ |
156 | d34cab9f | ths | SVGA_REG_MEM_SIZE = 19,
|
157 | d34cab9f | ths | SVGA_REG_CONFIG_DONE = 20, /* Set when memory area configured */ |
158 | d34cab9f | ths | SVGA_REG_SYNC = 21, /* Write to force synchronization */ |
159 | d34cab9f | ths | SVGA_REG_BUSY = 22, /* Read to check if sync is done */ |
160 | d34cab9f | ths | SVGA_REG_GUEST_ID = 23, /* Set guest OS identifier */ |
161 | d34cab9f | ths | SVGA_REG_CURSOR_ID = 24, /* ID of cursor */ |
162 | d34cab9f | ths | SVGA_REG_CURSOR_X = 25, /* Set cursor X position */ |
163 | d34cab9f | ths | SVGA_REG_CURSOR_Y = 26, /* Set cursor Y position */ |
164 | d34cab9f | ths | SVGA_REG_CURSOR_ON = 27, /* Turn cursor on/off */ |
165 | d34cab9f | ths | SVGA_REG_HOST_BITS_PER_PIXEL = 28, /* Current bpp in the host */ |
166 | d34cab9f | ths | SVGA_REG_SCRATCH_SIZE = 29, /* Number of scratch registers */ |
167 | d34cab9f | ths | SVGA_REG_MEM_REGS = 30, /* Number of FIFO registers */ |
168 | d34cab9f | ths | SVGA_REG_NUM_DISPLAYS = 31, /* Number of guest displays */ |
169 | d34cab9f | ths | SVGA_REG_PITCHLOCK = 32, /* Fixed pitch for all modes */ |
170 | d34cab9f | ths | |
171 | d34cab9f | ths | SVGA_PALETTE_BASE = 1024, /* Base of SVGA color map */ |
172 | d34cab9f | ths | SVGA_PALETTE_END = SVGA_PALETTE_BASE + 767,
|
173 | d34cab9f | ths | SVGA_SCRATCH_BASE = SVGA_PALETTE_BASE + 768,
|
174 | d34cab9f | ths | }; |
175 | d34cab9f | ths | |
176 | d34cab9f | ths | #define SVGA_CAP_NONE 0 |
177 | d34cab9f | ths | #define SVGA_CAP_RECT_FILL (1 << 0) |
178 | d34cab9f | ths | #define SVGA_CAP_RECT_COPY (1 << 1) |
179 | d34cab9f | ths | #define SVGA_CAP_RECT_PAT_FILL (1 << 2) |
180 | d34cab9f | ths | #define SVGA_CAP_LEGACY_OFFSCREEN (1 << 3) |
181 | d34cab9f | ths | #define SVGA_CAP_RASTER_OP (1 << 4) |
182 | d34cab9f | ths | #define SVGA_CAP_CURSOR (1 << 5) |
183 | d34cab9f | ths | #define SVGA_CAP_CURSOR_BYPASS (1 << 6) |
184 | d34cab9f | ths | #define SVGA_CAP_CURSOR_BYPASS_2 (1 << 7) |
185 | d34cab9f | ths | #define SVGA_CAP_8BIT_EMULATION (1 << 8) |
186 | d34cab9f | ths | #define SVGA_CAP_ALPHA_CURSOR (1 << 9) |
187 | d34cab9f | ths | #define SVGA_CAP_GLYPH (1 << 10) |
188 | d34cab9f | ths | #define SVGA_CAP_GLYPH_CLIPPING (1 << 11) |
189 | d34cab9f | ths | #define SVGA_CAP_OFFSCREEN_1 (1 << 12) |
190 | d34cab9f | ths | #define SVGA_CAP_ALPHA_BLEND (1 << 13) |
191 | d34cab9f | ths | #define SVGA_CAP_3D (1 << 14) |
192 | d34cab9f | ths | #define SVGA_CAP_EXTENDED_FIFO (1 << 15) |
193 | d34cab9f | ths | #define SVGA_CAP_MULTIMON (1 << 16) |
194 | d34cab9f | ths | #define SVGA_CAP_PITCHLOCK (1 << 17) |
195 | d34cab9f | ths | |
196 | d34cab9f | ths | /*
|
197 | d34cab9f | ths | * FIFO offsets (seen as an array of 32-bit words)
|
198 | d34cab9f | ths | */
|
199 | d34cab9f | ths | enum {
|
200 | d34cab9f | ths | /*
|
201 | d34cab9f | ths | * The original defined FIFO offsets
|
202 | d34cab9f | ths | */
|
203 | d34cab9f | ths | SVGA_FIFO_MIN = 0,
|
204 | d34cab9f | ths | SVGA_FIFO_MAX, /* The distance from MIN to MAX must be at least 10K */
|
205 | d34cab9f | ths | SVGA_FIFO_NEXT_CMD, |
206 | d34cab9f | ths | SVGA_FIFO_STOP, |
207 | d34cab9f | ths | |
208 | d34cab9f | ths | /*
|
209 | d34cab9f | ths | * Additional offsets added as of SVGA_CAP_EXTENDED_FIFO
|
210 | d34cab9f | ths | */
|
211 | d34cab9f | ths | SVGA_FIFO_CAPABILITIES = 4,
|
212 | d34cab9f | ths | SVGA_FIFO_FLAGS, |
213 | d34cab9f | ths | SVGA_FIFO_FENCE, |
214 | d34cab9f | ths | SVGA_FIFO_3D_HWVERSION, |
215 | d34cab9f | ths | SVGA_FIFO_PITCHLOCK, |
216 | d34cab9f | ths | }; |
217 | d34cab9f | ths | |
218 | d34cab9f | ths | #define SVGA_FIFO_CAP_NONE 0 |
219 | d34cab9f | ths | #define SVGA_FIFO_CAP_FENCE (1 << 0) |
220 | d34cab9f | ths | #define SVGA_FIFO_CAP_ACCELFRONT (1 << 1) |
221 | d34cab9f | ths | #define SVGA_FIFO_CAP_PITCHLOCK (1 << 2) |
222 | d34cab9f | ths | |
223 | d34cab9f | ths | #define SVGA_FIFO_FLAG_NONE 0 |
224 | d34cab9f | ths | #define SVGA_FIFO_FLAG_ACCELFRONT (1 << 0) |
225 | d34cab9f | ths | |
226 | d34cab9f | ths | /* These values can probably be changed arbitrarily. */
|
227 | d34cab9f | ths | #define SVGA_SCRATCH_SIZE 0x8000 |
228 | d34cab9f | ths | #define SVGA_MAX_WIDTH 2360 |
229 | d34cab9f | ths | #define SVGA_MAX_HEIGHT 1770 |
230 | d34cab9f | ths | |
231 | d34cab9f | ths | #ifdef VERBOSE
|
232 | d34cab9f | ths | # define GUEST_OS_BASE 0x5001 |
233 | d34cab9f | ths | static const char *vmsvga_guest_id[] = { |
234 | f707cfba | balrog | [0x00 ... 0x15] = "an unknown OS", |
235 | f707cfba | balrog | [0x00] = "Dos", |
236 | f707cfba | balrog | [0x01] = "Windows 3.1", |
237 | f707cfba | balrog | [0x02] = "Windows 95", |
238 | f707cfba | balrog | [0x03] = "Windows 98", |
239 | f707cfba | balrog | [0x04] = "Windows ME", |
240 | f707cfba | balrog | [0x05] = "Windows NT", |
241 | f707cfba | balrog | [0x06] = "Windows 2000", |
242 | f707cfba | balrog | [0x07] = "Linux", |
243 | f707cfba | balrog | [0x08] = "OS/2", |
244 | f707cfba | balrog | [0x0a] = "BSD", |
245 | f707cfba | balrog | [0x0b] = "Whistler", |
246 | f707cfba | balrog | [0x15] = "Windows 2003", |
247 | d34cab9f | ths | }; |
248 | d34cab9f | ths | #endif
|
249 | d34cab9f | ths | |
250 | d34cab9f | ths | enum {
|
251 | d34cab9f | ths | SVGA_CMD_INVALID_CMD = 0,
|
252 | d34cab9f | ths | SVGA_CMD_UPDATE = 1,
|
253 | d34cab9f | ths | SVGA_CMD_RECT_FILL = 2,
|
254 | d34cab9f | ths | SVGA_CMD_RECT_COPY = 3,
|
255 | d34cab9f | ths | SVGA_CMD_DEFINE_BITMAP = 4,
|
256 | d34cab9f | ths | SVGA_CMD_DEFINE_BITMAP_SCANLINE = 5,
|
257 | d34cab9f | ths | SVGA_CMD_DEFINE_PIXMAP = 6,
|
258 | d34cab9f | ths | SVGA_CMD_DEFINE_PIXMAP_SCANLINE = 7,
|
259 | d34cab9f | ths | SVGA_CMD_RECT_BITMAP_FILL = 8,
|
260 | d34cab9f | ths | SVGA_CMD_RECT_PIXMAP_FILL = 9,
|
261 | d34cab9f | ths | SVGA_CMD_RECT_BITMAP_COPY = 10,
|
262 | d34cab9f | ths | SVGA_CMD_RECT_PIXMAP_COPY = 11,
|
263 | d34cab9f | ths | SVGA_CMD_FREE_OBJECT = 12,
|
264 | d34cab9f | ths | SVGA_CMD_RECT_ROP_FILL = 13,
|
265 | d34cab9f | ths | SVGA_CMD_RECT_ROP_COPY = 14,
|
266 | d34cab9f | ths | SVGA_CMD_RECT_ROP_BITMAP_FILL = 15,
|
267 | d34cab9f | ths | SVGA_CMD_RECT_ROP_PIXMAP_FILL = 16,
|
268 | d34cab9f | ths | SVGA_CMD_RECT_ROP_BITMAP_COPY = 17,
|
269 | d34cab9f | ths | SVGA_CMD_RECT_ROP_PIXMAP_COPY = 18,
|
270 | d34cab9f | ths | SVGA_CMD_DEFINE_CURSOR = 19,
|
271 | d34cab9f | ths | SVGA_CMD_DISPLAY_CURSOR = 20,
|
272 | d34cab9f | ths | SVGA_CMD_MOVE_CURSOR = 21,
|
273 | d34cab9f | ths | SVGA_CMD_DEFINE_ALPHA_CURSOR = 22,
|
274 | d34cab9f | ths | SVGA_CMD_DRAW_GLYPH = 23,
|
275 | d34cab9f | ths | SVGA_CMD_DRAW_GLYPH_CLIPPED = 24,
|
276 | d34cab9f | ths | SVGA_CMD_UPDATE_VERBOSE = 25,
|
277 | d34cab9f | ths | SVGA_CMD_SURFACE_FILL = 26,
|
278 | d34cab9f | ths | SVGA_CMD_SURFACE_COPY = 27,
|
279 | d34cab9f | ths | SVGA_CMD_SURFACE_ALPHA_BLEND = 28,
|
280 | d34cab9f | ths | SVGA_CMD_FRONT_ROP_FILL = 29,
|
281 | d34cab9f | ths | SVGA_CMD_FENCE = 30,
|
282 | d34cab9f | ths | }; |
283 | d34cab9f | ths | |
284 | d34cab9f | ths | /* Legal values for the SVGA_REG_CURSOR_ON register in cursor bypass mode */
|
285 | d34cab9f | ths | enum {
|
286 | d34cab9f | ths | SVGA_CURSOR_ON_HIDE = 0,
|
287 | d34cab9f | ths | SVGA_CURSOR_ON_SHOW = 1,
|
288 | d34cab9f | ths | SVGA_CURSOR_ON_REMOVE_FROM_FB = 2,
|
289 | d34cab9f | ths | SVGA_CURSOR_ON_RESTORE_TO_FB = 3,
|
290 | d34cab9f | ths | }; |
291 | d34cab9f | ths | |
292 | d34cab9f | ths | static inline void vmsvga_update_rect(struct vmsvga_state_s *s, |
293 | d34cab9f | ths | int x, int y, int w, int h) |
294 | d34cab9f | ths | { |
295 | d34cab9f | ths | #ifndef DIRECT_VRAM
|
296 | a8fbaf96 | balrog | int line;
|
297 | a8fbaf96 | balrog | int bypl;
|
298 | a8fbaf96 | balrog | int width;
|
299 | a8fbaf96 | balrog | int start;
|
300 | a8fbaf96 | balrog | uint8_t *src; |
301 | a8fbaf96 | balrog | uint8_t *dst; |
302 | a8fbaf96 | balrog | |
303 | a8fbaf96 | balrog | if (x + w > s->width) {
|
304 | a8fbaf96 | balrog | fprintf(stderr, "%s: update width too large x: %d, w: %d\n",
|
305 | a8fbaf96 | balrog | __FUNCTION__, x, w); |
306 | a8fbaf96 | balrog | x = MIN(x, s->width); |
307 | a8fbaf96 | balrog | w = s->width - x; |
308 | a8fbaf96 | balrog | } |
309 | a8fbaf96 | balrog | |
310 | a8fbaf96 | balrog | if (y + h > s->height) {
|
311 | a8fbaf96 | balrog | fprintf(stderr, "%s: update height too large y: %d, h: %d\n",
|
312 | a8fbaf96 | balrog | __FUNCTION__, y, h); |
313 | a8fbaf96 | balrog | y = MIN(y, s->height); |
314 | a8fbaf96 | balrog | h = s->height - y; |
315 | a8fbaf96 | balrog | } |
316 | a8fbaf96 | balrog | |
317 | a8fbaf96 | balrog | line = h; |
318 | a8fbaf96 | balrog | bypl = s->bypp * s->width; |
319 | a8fbaf96 | balrog | width = s->bypp * w; |
320 | a8fbaf96 | balrog | start = s->bypp * x + bypl * y; |
321 | a8fbaf96 | balrog | src = s->vram + start; |
322 | a8fbaf96 | balrog | dst = s->ds->data + start; |
323 | d34cab9f | ths | |
324 | d34cab9f | ths | for (; line > 0; line --, src += bypl, dst += bypl) |
325 | d34cab9f | ths | memcpy(dst, src, width); |
326 | d34cab9f | ths | #endif
|
327 | d34cab9f | ths | |
328 | d34cab9f | ths | dpy_update(s->ds, x, y, w, h); |
329 | d34cab9f | ths | } |
330 | d34cab9f | ths | |
331 | d34cab9f | ths | static inline void vmsvga_update_screen(struct vmsvga_state_s *s) |
332 | d34cab9f | ths | { |
333 | d34cab9f | ths | #ifndef DIRECT_VRAM
|
334 | d34cab9f | ths | memcpy(s->ds->data, s->vram, s->bypp * s->width * s->height); |
335 | d34cab9f | ths | #endif
|
336 | d34cab9f | ths | |
337 | d34cab9f | ths | dpy_update(s->ds, 0, 0, s->width, s->height); |
338 | d34cab9f | ths | } |
339 | d34cab9f | ths | |
340 | d34cab9f | ths | #ifdef DIRECT_VRAM
|
341 | d34cab9f | ths | # define vmsvga_update_rect_delayed vmsvga_update_rect
|
342 | d34cab9f | ths | #else
|
343 | d34cab9f | ths | static inline void vmsvga_update_rect_delayed(struct vmsvga_state_s *s, |
344 | d34cab9f | ths | int x, int y, int w, int h) |
345 | d34cab9f | ths | { |
346 | d34cab9f | ths | struct vmsvga_rect_s *rect = &s->redraw_fifo[s->redraw_fifo_last ++];
|
347 | d34cab9f | ths | s->redraw_fifo_last &= REDRAW_FIFO_LEN - 1;
|
348 | d34cab9f | ths | rect->x = x; |
349 | d34cab9f | ths | rect->y = y; |
350 | d34cab9f | ths | rect->w = w; |
351 | d34cab9f | ths | rect->h = h; |
352 | d34cab9f | ths | } |
353 | d34cab9f | ths | #endif
|
354 | d34cab9f | ths | |
355 | d34cab9f | ths | static inline void vmsvga_update_rect_flush(struct vmsvga_state_s *s) |
356 | d34cab9f | ths | { |
357 | d34cab9f | ths | struct vmsvga_rect_s *rect;
|
358 | d34cab9f | ths | if (s->invalidated) {
|
359 | d34cab9f | ths | s->redraw_fifo_first = s->redraw_fifo_last; |
360 | d34cab9f | ths | return;
|
361 | d34cab9f | ths | } |
362 | d34cab9f | ths | /* Overlapping region updates can be optimised out here - if someone
|
363 | d34cab9f | ths | * knows a smart algorithm to do that, please share. */
|
364 | d34cab9f | ths | while (s->redraw_fifo_first != s->redraw_fifo_last) {
|
365 | d34cab9f | ths | rect = &s->redraw_fifo[s->redraw_fifo_first ++]; |
366 | d34cab9f | ths | s->redraw_fifo_first &= REDRAW_FIFO_LEN - 1;
|
367 | d34cab9f | ths | vmsvga_update_rect(s, rect->x, rect->y, rect->w, rect->h); |
368 | d34cab9f | ths | } |
369 | d34cab9f | ths | } |
370 | d34cab9f | ths | |
371 | d34cab9f | ths | #ifdef HW_RECT_ACCEL
|
372 | d34cab9f | ths | static inline void vmsvga_copy_rect(struct vmsvga_state_s *s, |
373 | d34cab9f | ths | int x0, int y0, int x1, int y1, int w, int h) |
374 | d34cab9f | ths | { |
375 | d34cab9f | ths | # ifdef DIRECT_VRAM
|
376 | d34cab9f | ths | uint8_t *vram = s->ds->data; |
377 | d34cab9f | ths | # else
|
378 | d34cab9f | ths | uint8_t *vram = s->vram; |
379 | d34cab9f | ths | # endif
|
380 | d34cab9f | ths | int bypl = s->bypp * s->width;
|
381 | d34cab9f | ths | int width = s->bypp * w;
|
382 | d34cab9f | ths | int line = h;
|
383 | d34cab9f | ths | uint8_t *ptr[2];
|
384 | d34cab9f | ths | |
385 | d34cab9f | ths | # ifdef DIRECT_VRAM
|
386 | d34cab9f | ths | if (s->ds->dpy_copy)
|
387 | d34cab9f | ths | s->ds->dpy_copy(s->ds, x0, y0, x1, y1, w, h); |
388 | d34cab9f | ths | else
|
389 | d34cab9f | ths | # endif
|
390 | d34cab9f | ths | { |
391 | d34cab9f | ths | if (y1 > y0) {
|
392 | d34cab9f | ths | ptr[0] = vram + s->bypp * x0 + bypl * (y0 + h - 1); |
393 | d34cab9f | ths | ptr[1] = vram + s->bypp * x1 + bypl * (y1 + h - 1); |
394 | d34cab9f | ths | for (; line > 0; line --, ptr[0] -= bypl, ptr[1] -= bypl) |
395 | d34cab9f | ths | memmove(ptr[1], ptr[0], width); |
396 | d34cab9f | ths | } else {
|
397 | d34cab9f | ths | ptr[0] = vram + s->bypp * x0 + bypl * y0;
|
398 | d34cab9f | ths | ptr[1] = vram + s->bypp * x1 + bypl * y1;
|
399 | d34cab9f | ths | for (; line > 0; line --, ptr[0] += bypl, ptr[1] += bypl) |
400 | d34cab9f | ths | memmove(ptr[1], ptr[0], width); |
401 | d34cab9f | ths | } |
402 | d34cab9f | ths | } |
403 | d34cab9f | ths | |
404 | d34cab9f | ths | vmsvga_update_rect_delayed(s, x1, y1, w, h); |
405 | d34cab9f | ths | } |
406 | d34cab9f | ths | #endif
|
407 | d34cab9f | ths | |
408 | d34cab9f | ths | #ifdef HW_FILL_ACCEL
|
409 | d34cab9f | ths | static inline void vmsvga_fill_rect(struct vmsvga_state_s *s, |
410 | d34cab9f | ths | uint32_t c, int x, int y, int w, int h) |
411 | d34cab9f | ths | { |
412 | d34cab9f | ths | # ifdef DIRECT_VRAM
|
413 | d34cab9f | ths | uint8_t *vram = s->ds->data; |
414 | d34cab9f | ths | # else
|
415 | d34cab9f | ths | uint8_t *vram = s->vram; |
416 | d34cab9f | ths | # endif
|
417 | d34cab9f | ths | int bypp = s->bypp;
|
418 | d34cab9f | ths | int bypl = bypp * s->width;
|
419 | d34cab9f | ths | int width = bypp * w;
|
420 | d34cab9f | ths | int line = h;
|
421 | d34cab9f | ths | int column;
|
422 | d34cab9f | ths | uint8_t *fst = vram + bypp * x + bypl * y; |
423 | d34cab9f | ths | uint8_t *dst; |
424 | d34cab9f | ths | uint8_t *src; |
425 | d34cab9f | ths | uint8_t col[4];
|
426 | d34cab9f | ths | |
427 | d34cab9f | ths | # ifdef DIRECT_VRAM
|
428 | d34cab9f | ths | if (s->ds->dpy_fill)
|
429 | d34cab9f | ths | s->ds->dpy_fill(s->ds, x, y, w, h, c); |
430 | d34cab9f | ths | else
|
431 | d34cab9f | ths | # endif
|
432 | d34cab9f | ths | { |
433 | d34cab9f | ths | col[0] = c;
|
434 | d34cab9f | ths | col[1] = c >> 8; |
435 | d34cab9f | ths | col[2] = c >> 16; |
436 | d34cab9f | ths | col[3] = c >> 24; |
437 | d34cab9f | ths | |
438 | d34cab9f | ths | if (line --) {
|
439 | d34cab9f | ths | dst = fst; |
440 | d34cab9f | ths | src = col; |
441 | d34cab9f | ths | for (column = width; column > 0; column --) { |
442 | d34cab9f | ths | *(dst ++) = *(src ++); |
443 | d34cab9f | ths | if (src - col == bypp)
|
444 | d34cab9f | ths | src = col; |
445 | d34cab9f | ths | } |
446 | d34cab9f | ths | dst = fst; |
447 | d34cab9f | ths | for (; line > 0; line --) { |
448 | d34cab9f | ths | dst += bypl; |
449 | d34cab9f | ths | memcpy(dst, fst, width); |
450 | d34cab9f | ths | } |
451 | d34cab9f | ths | } |
452 | d34cab9f | ths | } |
453 | d34cab9f | ths | |
454 | d34cab9f | ths | vmsvga_update_rect_delayed(s, x, y, w, h); |
455 | d34cab9f | ths | } |
456 | d34cab9f | ths | #endif
|
457 | d34cab9f | ths | |
458 | d34cab9f | ths | struct vmsvga_cursor_definition_s {
|
459 | d34cab9f | ths | int width;
|
460 | d34cab9f | ths | int height;
|
461 | d34cab9f | ths | int id;
|
462 | d34cab9f | ths | int bpp;
|
463 | d34cab9f | ths | int hot_x;
|
464 | d34cab9f | ths | int hot_y;
|
465 | d34cab9f | ths | uint32_t mask[1024];
|
466 | d34cab9f | ths | uint32_t image[1024];
|
467 | d34cab9f | ths | }; |
468 | d34cab9f | ths | |
469 | d34cab9f | ths | #define SVGA_BITMAP_SIZE(w, h) ((((w) + 31) >> 5) * (h)) |
470 | d34cab9f | ths | #define SVGA_PIXMAP_SIZE(w, h, bpp) (((((w) * (bpp)) + 31) >> 5) * (h)) |
471 | d34cab9f | ths | |
472 | d34cab9f | ths | #ifdef HW_MOUSE_ACCEL
|
473 | d34cab9f | ths | static inline void vmsvga_cursor_define(struct vmsvga_state_s *s, |
474 | d34cab9f | ths | struct vmsvga_cursor_definition_s *c)
|
475 | d34cab9f | ths | { |
476 | d34cab9f | ths | int i;
|
477 | d34cab9f | ths | for (i = SVGA_BITMAP_SIZE(c->width, c->height) - 1; i >= 0; i --) |
478 | d34cab9f | ths | c->mask[i] = ~c->mask[i]; |
479 | d34cab9f | ths | |
480 | d34cab9f | ths | if (s->ds->cursor_define)
|
481 | d34cab9f | ths | s->ds->cursor_define(c->width, c->height, c->bpp, c->hot_x, c->hot_y, |
482 | d34cab9f | ths | (uint8_t *) c->image, (uint8_t *) c->mask); |
483 | d34cab9f | ths | } |
484 | d34cab9f | ths | #endif
|
485 | d34cab9f | ths | |
486 | ff9cf2cb | balrog | #define CMD(f) le32_to_cpu(s->cmd->f)
|
487 | ff9cf2cb | balrog | |
488 | d34cab9f | ths | static inline int vmsvga_fifo_empty(struct vmsvga_state_s *s) |
489 | d34cab9f | ths | { |
490 | d34cab9f | ths | if (!s->config || !s->enable)
|
491 | f707cfba | balrog | return 1; |
492 | d34cab9f | ths | return (s->cmd->next_cmd == s->cmd->stop);
|
493 | d34cab9f | ths | } |
494 | d34cab9f | ths | |
495 | ff9cf2cb | balrog | static inline uint32_t vmsvga_fifo_read_raw(struct vmsvga_state_s *s) |
496 | d34cab9f | ths | { |
497 | ff9cf2cb | balrog | uint32_t cmd = s->fifo[CMD(stop) >> 2];
|
498 | ff9cf2cb | balrog | s->cmd->stop = cpu_to_le32(CMD(stop) + 4);
|
499 | ff9cf2cb | balrog | if (CMD(stop) >= CMD(max))
|
500 | d34cab9f | ths | s->cmd->stop = s->cmd->min; |
501 | d34cab9f | ths | return cmd;
|
502 | d34cab9f | ths | } |
503 | d34cab9f | ths | |
504 | ff9cf2cb | balrog | static inline uint32_t vmsvga_fifo_read(struct vmsvga_state_s *s) |
505 | ff9cf2cb | balrog | { |
506 | ff9cf2cb | balrog | return le32_to_cpu(vmsvga_fifo_read_raw(s));
|
507 | ff9cf2cb | balrog | } |
508 | ff9cf2cb | balrog | |
509 | d34cab9f | ths | static void vmsvga_fifo_run(struct vmsvga_state_s *s) |
510 | d34cab9f | ths | { |
511 | d34cab9f | ths | uint32_t cmd, colour; |
512 | d34cab9f | ths | int args = 0; |
513 | d34cab9f | ths | int x, y, dx, dy, width, height;
|
514 | d34cab9f | ths | struct vmsvga_cursor_definition_s cursor;
|
515 | d34cab9f | ths | while (!vmsvga_fifo_empty(s))
|
516 | d34cab9f | ths | switch (cmd = vmsvga_fifo_read(s)) {
|
517 | d34cab9f | ths | case SVGA_CMD_UPDATE:
|
518 | d34cab9f | ths | case SVGA_CMD_UPDATE_VERBOSE:
|
519 | d34cab9f | ths | x = vmsvga_fifo_read(s); |
520 | d34cab9f | ths | y = vmsvga_fifo_read(s); |
521 | d34cab9f | ths | width = vmsvga_fifo_read(s); |
522 | d34cab9f | ths | height = vmsvga_fifo_read(s); |
523 | d34cab9f | ths | vmsvga_update_rect_delayed(s, x, y, width, height); |
524 | d34cab9f | ths | break;
|
525 | d34cab9f | ths | |
526 | d34cab9f | ths | case SVGA_CMD_RECT_FILL:
|
527 | d34cab9f | ths | colour = vmsvga_fifo_read(s); |
528 | d34cab9f | ths | x = vmsvga_fifo_read(s); |
529 | d34cab9f | ths | y = vmsvga_fifo_read(s); |
530 | d34cab9f | ths | width = vmsvga_fifo_read(s); |
531 | d34cab9f | ths | height = vmsvga_fifo_read(s); |
532 | d34cab9f | ths | #ifdef HW_FILL_ACCEL
|
533 | d34cab9f | ths | vmsvga_fill_rect(s, colour, x, y, width, height); |
534 | d34cab9f | ths | break;
|
535 | d34cab9f | ths | #else
|
536 | d34cab9f | ths | goto badcmd;
|
537 | d34cab9f | ths | #endif
|
538 | d34cab9f | ths | |
539 | d34cab9f | ths | case SVGA_CMD_RECT_COPY:
|
540 | d34cab9f | ths | x = vmsvga_fifo_read(s); |
541 | d34cab9f | ths | y = vmsvga_fifo_read(s); |
542 | d34cab9f | ths | dx = vmsvga_fifo_read(s); |
543 | d34cab9f | ths | dy = vmsvga_fifo_read(s); |
544 | d34cab9f | ths | width = vmsvga_fifo_read(s); |
545 | d34cab9f | ths | height = vmsvga_fifo_read(s); |
546 | d34cab9f | ths | #ifdef HW_RECT_ACCEL
|
547 | d34cab9f | ths | vmsvga_copy_rect(s, x, y, dx, dy, width, height); |
548 | d34cab9f | ths | break;
|
549 | d34cab9f | ths | #else
|
550 | d34cab9f | ths | goto badcmd;
|
551 | d34cab9f | ths | #endif
|
552 | d34cab9f | ths | |
553 | d34cab9f | ths | case SVGA_CMD_DEFINE_CURSOR:
|
554 | d34cab9f | ths | cursor.id = vmsvga_fifo_read(s); |
555 | d34cab9f | ths | cursor.hot_x = vmsvga_fifo_read(s); |
556 | d34cab9f | ths | cursor.hot_y = vmsvga_fifo_read(s); |
557 | d34cab9f | ths | cursor.width = x = vmsvga_fifo_read(s); |
558 | d34cab9f | ths | cursor.height = y = vmsvga_fifo_read(s); |
559 | d34cab9f | ths | vmsvga_fifo_read(s); |
560 | d34cab9f | ths | cursor.bpp = vmsvga_fifo_read(s); |
561 | d34cab9f | ths | for (args = 0; args < SVGA_BITMAP_SIZE(x, y); args ++) |
562 | ff9cf2cb | balrog | cursor.mask[args] = vmsvga_fifo_read_raw(s); |
563 | d34cab9f | ths | for (args = 0; args < SVGA_PIXMAP_SIZE(x, y, cursor.bpp); args ++) |
564 | ff9cf2cb | balrog | cursor.image[args] = vmsvga_fifo_read_raw(s); |
565 | d34cab9f | ths | #ifdef HW_MOUSE_ACCEL
|
566 | d34cab9f | ths | vmsvga_cursor_define(s, &cursor); |
567 | d34cab9f | ths | break;
|
568 | d34cab9f | ths | #else
|
569 | d34cab9f | ths | args = 0;
|
570 | d34cab9f | ths | goto badcmd;
|
571 | d34cab9f | ths | #endif
|
572 | d34cab9f | ths | |
573 | d34cab9f | ths | /*
|
574 | d34cab9f | ths | * Other commands that we at least know the number of arguments
|
575 | d34cab9f | ths | * for so we can avoid FIFO desync if driver uses them illegally.
|
576 | d34cab9f | ths | */
|
577 | d34cab9f | ths | case SVGA_CMD_DEFINE_ALPHA_CURSOR:
|
578 | d34cab9f | ths | vmsvga_fifo_read(s); |
579 | d34cab9f | ths | vmsvga_fifo_read(s); |
580 | d34cab9f | ths | vmsvga_fifo_read(s); |
581 | d34cab9f | ths | x = vmsvga_fifo_read(s); |
582 | d34cab9f | ths | y = vmsvga_fifo_read(s); |
583 | d34cab9f | ths | args = x * y; |
584 | d34cab9f | ths | goto badcmd;
|
585 | d34cab9f | ths | case SVGA_CMD_RECT_ROP_FILL:
|
586 | d34cab9f | ths | args = 6;
|
587 | d34cab9f | ths | goto badcmd;
|
588 | d34cab9f | ths | case SVGA_CMD_RECT_ROP_COPY:
|
589 | d34cab9f | ths | args = 7;
|
590 | d34cab9f | ths | goto badcmd;
|
591 | d34cab9f | ths | case SVGA_CMD_DRAW_GLYPH_CLIPPED:
|
592 | d34cab9f | ths | vmsvga_fifo_read(s); |
593 | d34cab9f | ths | vmsvga_fifo_read(s); |
594 | d34cab9f | ths | args = 7 + (vmsvga_fifo_read(s) >> 2); |
595 | d34cab9f | ths | goto badcmd;
|
596 | d34cab9f | ths | case SVGA_CMD_SURFACE_ALPHA_BLEND:
|
597 | d34cab9f | ths | args = 12;
|
598 | d34cab9f | ths | goto badcmd;
|
599 | d34cab9f | ths | |
600 | d34cab9f | ths | /*
|
601 | d34cab9f | ths | * Other commands that are not listed as depending on any
|
602 | d34cab9f | ths | * CAPABILITIES bits, but are not described in the README either.
|
603 | d34cab9f | ths | */
|
604 | d34cab9f | ths | case SVGA_CMD_SURFACE_FILL:
|
605 | d34cab9f | ths | case SVGA_CMD_SURFACE_COPY:
|
606 | d34cab9f | ths | case SVGA_CMD_FRONT_ROP_FILL:
|
607 | d34cab9f | ths | case SVGA_CMD_FENCE:
|
608 | d34cab9f | ths | case SVGA_CMD_INVALID_CMD:
|
609 | d34cab9f | ths | break; /* Nop */ |
610 | d34cab9f | ths | |
611 | d34cab9f | ths | default:
|
612 | d34cab9f | ths | badcmd:
|
613 | d34cab9f | ths | while (args --)
|
614 | d34cab9f | ths | vmsvga_fifo_read(s); |
615 | d34cab9f | ths | printf("%s: Unknown command 0x%02x in SVGA command FIFO\n",
|
616 | d34cab9f | ths | __FUNCTION__, cmd); |
617 | d34cab9f | ths | break;
|
618 | d34cab9f | ths | } |
619 | d34cab9f | ths | |
620 | d34cab9f | ths | s->syncing = 0;
|
621 | d34cab9f | ths | } |
622 | d34cab9f | ths | |
623 | d34cab9f | ths | static uint32_t vmsvga_index_read(void *opaque, uint32_t address) |
624 | d34cab9f | ths | { |
625 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
626 | d34cab9f | ths | return s->index;
|
627 | d34cab9f | ths | } |
628 | d34cab9f | ths | |
629 | d34cab9f | ths | static void vmsvga_index_write(void *opaque, uint32_t address, uint32_t index) |
630 | d34cab9f | ths | { |
631 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
632 | d34cab9f | ths | s->index = index; |
633 | d34cab9f | ths | } |
634 | d34cab9f | ths | |
635 | d34cab9f | ths | static uint32_t vmsvga_value_read(void *opaque, uint32_t address) |
636 | d34cab9f | ths | { |
637 | d34cab9f | ths | uint32_t caps; |
638 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
639 | d34cab9f | ths | switch (s->index) {
|
640 | d34cab9f | ths | case SVGA_REG_ID:
|
641 | d34cab9f | ths | return s->svgaid;
|
642 | d34cab9f | ths | |
643 | d34cab9f | ths | case SVGA_REG_ENABLE:
|
644 | d34cab9f | ths | return s->enable;
|
645 | d34cab9f | ths | |
646 | d34cab9f | ths | case SVGA_REG_WIDTH:
|
647 | d34cab9f | ths | return s->width;
|
648 | d34cab9f | ths | |
649 | d34cab9f | ths | case SVGA_REG_HEIGHT:
|
650 | d34cab9f | ths | return s->height;
|
651 | d34cab9f | ths | |
652 | d34cab9f | ths | case SVGA_REG_MAX_WIDTH:
|
653 | d34cab9f | ths | return SVGA_MAX_WIDTH;
|
654 | d34cab9f | ths | |
655 | d34cab9f | ths | case SVGA_REG_MAX_HEIGHT:
|
656 | f707cfba | balrog | return SVGA_MAX_HEIGHT;
|
657 | d34cab9f | ths | |
658 | d34cab9f | ths | case SVGA_REG_DEPTH:
|
659 | d34cab9f | ths | return s->depth;
|
660 | d34cab9f | ths | |
661 | d34cab9f | ths | case SVGA_REG_BITS_PER_PIXEL:
|
662 | d34cab9f | ths | return (s->depth + 7) & ~7; |
663 | d34cab9f | ths | |
664 | d34cab9f | ths | case SVGA_REG_PSEUDOCOLOR:
|
665 | d34cab9f | ths | return 0x0; |
666 | d34cab9f | ths | |
667 | d34cab9f | ths | case SVGA_REG_RED_MASK:
|
668 | d34cab9f | ths | return s->wred;
|
669 | d34cab9f | ths | case SVGA_REG_GREEN_MASK:
|
670 | d34cab9f | ths | return s->wgreen;
|
671 | d34cab9f | ths | case SVGA_REG_BLUE_MASK:
|
672 | d34cab9f | ths | return s->wblue;
|
673 | d34cab9f | ths | |
674 | d34cab9f | ths | case SVGA_REG_BYTES_PER_LINE:
|
675 | d34cab9f | ths | return ((s->depth + 7) >> 3) * s->new_width; |
676 | d34cab9f | ths | |
677 | d34cab9f | ths | case SVGA_REG_FB_START:
|
678 | 3016d80b | balrog | return s->vram_base;
|
679 | d34cab9f | ths | |
680 | d34cab9f | ths | case SVGA_REG_FB_OFFSET:
|
681 | d34cab9f | ths | return 0x0; |
682 | d34cab9f | ths | |
683 | d34cab9f | ths | case SVGA_REG_VRAM_SIZE:
|
684 | d34cab9f | ths | return s->vram_size - SVGA_FIFO_SIZE;
|
685 | d34cab9f | ths | |
686 | d34cab9f | ths | case SVGA_REG_FB_SIZE:
|
687 | d34cab9f | ths | return s->fb_size;
|
688 | d34cab9f | ths | |
689 | d34cab9f | ths | case SVGA_REG_CAPABILITIES:
|
690 | d34cab9f | ths | caps = SVGA_CAP_NONE; |
691 | d34cab9f | ths | #ifdef HW_RECT_ACCEL
|
692 | d34cab9f | ths | caps |= SVGA_CAP_RECT_COPY; |
693 | d34cab9f | ths | #endif
|
694 | d34cab9f | ths | #ifdef HW_FILL_ACCEL
|
695 | d34cab9f | ths | caps |= SVGA_CAP_RECT_FILL; |
696 | d34cab9f | ths | #endif
|
697 | d34cab9f | ths | #ifdef HW_MOUSE_ACCEL
|
698 | d34cab9f | ths | if (s->ds->mouse_set)
|
699 | d34cab9f | ths | caps |= SVGA_CAP_CURSOR | SVGA_CAP_CURSOR_BYPASS_2 | |
700 | d34cab9f | ths | SVGA_CAP_CURSOR_BYPASS; |
701 | d34cab9f | ths | #endif
|
702 | d34cab9f | ths | return caps;
|
703 | d34cab9f | ths | |
704 | d34cab9f | ths | case SVGA_REG_MEM_START:
|
705 | 3016d80b | balrog | return s->vram_base + s->vram_size - SVGA_FIFO_SIZE;
|
706 | d34cab9f | ths | |
707 | d34cab9f | ths | case SVGA_REG_MEM_SIZE:
|
708 | d34cab9f | ths | return SVGA_FIFO_SIZE;
|
709 | d34cab9f | ths | |
710 | d34cab9f | ths | case SVGA_REG_CONFIG_DONE:
|
711 | d34cab9f | ths | return s->config;
|
712 | d34cab9f | ths | |
713 | d34cab9f | ths | case SVGA_REG_SYNC:
|
714 | d34cab9f | ths | case SVGA_REG_BUSY:
|
715 | d34cab9f | ths | return s->syncing;
|
716 | d34cab9f | ths | |
717 | d34cab9f | ths | case SVGA_REG_GUEST_ID:
|
718 | d34cab9f | ths | return s->guest;
|
719 | d34cab9f | ths | |
720 | d34cab9f | ths | case SVGA_REG_CURSOR_ID:
|
721 | d34cab9f | ths | return s->cursor.id;
|
722 | d34cab9f | ths | |
723 | d34cab9f | ths | case SVGA_REG_CURSOR_X:
|
724 | d34cab9f | ths | return s->cursor.x;
|
725 | d34cab9f | ths | |
726 | d34cab9f | ths | case SVGA_REG_CURSOR_Y:
|
727 | d34cab9f | ths | return s->cursor.x;
|
728 | d34cab9f | ths | |
729 | d34cab9f | ths | case SVGA_REG_CURSOR_ON:
|
730 | d34cab9f | ths | return s->cursor.on;
|
731 | d34cab9f | ths | |
732 | d34cab9f | ths | case SVGA_REG_HOST_BITS_PER_PIXEL:
|
733 | d34cab9f | ths | return (s->depth + 7) & ~7; |
734 | d34cab9f | ths | |
735 | d34cab9f | ths | case SVGA_REG_SCRATCH_SIZE:
|
736 | d34cab9f | ths | return s->scratch_size;
|
737 | d34cab9f | ths | |
738 | d34cab9f | ths | case SVGA_REG_MEM_REGS:
|
739 | d34cab9f | ths | case SVGA_REG_NUM_DISPLAYS:
|
740 | d34cab9f | ths | case SVGA_REG_PITCHLOCK:
|
741 | d34cab9f | ths | case SVGA_PALETTE_BASE ... SVGA_PALETTE_END:
|
742 | d34cab9f | ths | return 0; |
743 | d34cab9f | ths | |
744 | d34cab9f | ths | default:
|
745 | d34cab9f | ths | if (s->index >= SVGA_SCRATCH_BASE &&
|
746 | d34cab9f | ths | s->index < SVGA_SCRATCH_BASE + s->scratch_size) |
747 | d34cab9f | ths | return s->scratch[s->index - SVGA_SCRATCH_BASE];
|
748 | d34cab9f | ths | printf("%s: Bad register %02x\n", __FUNCTION__, s->index);
|
749 | d34cab9f | ths | } |
750 | d34cab9f | ths | |
751 | d34cab9f | ths | return 0; |
752 | d34cab9f | ths | } |
753 | d34cab9f | ths | |
754 | d34cab9f | ths | static void vmsvga_value_write(void *opaque, uint32_t address, uint32_t value) |
755 | d34cab9f | ths | { |
756 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
757 | d34cab9f | ths | switch (s->index) {
|
758 | d34cab9f | ths | case SVGA_REG_ID:
|
759 | d34cab9f | ths | if (value == SVGA_ID_2 || value == SVGA_ID_1 || value == SVGA_ID_0)
|
760 | d34cab9f | ths | s->svgaid = value; |
761 | d34cab9f | ths | break;
|
762 | d34cab9f | ths | |
763 | d34cab9f | ths | case SVGA_REG_ENABLE:
|
764 | f707cfba | balrog | s->enable = value; |
765 | f707cfba | balrog | s->config &= !!value; |
766 | d34cab9f | ths | s->width = -1;
|
767 | d34cab9f | ths | s->height = -1;
|
768 | d34cab9f | ths | s->invalidated = 1;
|
769 | d34cab9f | ths | #ifdef EMBED_STDVGA
|
770 | d34cab9f | ths | s->invalidate(opaque); |
771 | d34cab9f | ths | #endif
|
772 | d34cab9f | ths | if (s->enable)
|
773 | d34cab9f | ths | s->fb_size = ((s->depth + 7) >> 3) * s->new_width * s->new_height; |
774 | d34cab9f | ths | break;
|
775 | d34cab9f | ths | |
776 | d34cab9f | ths | case SVGA_REG_WIDTH:
|
777 | d34cab9f | ths | s->new_width = value; |
778 | d34cab9f | ths | s->invalidated = 1;
|
779 | d34cab9f | ths | break;
|
780 | d34cab9f | ths | |
781 | d34cab9f | ths | case SVGA_REG_HEIGHT:
|
782 | d34cab9f | ths | s->new_height = value; |
783 | d34cab9f | ths | s->invalidated = 1;
|
784 | d34cab9f | ths | break;
|
785 | d34cab9f | ths | |
786 | d34cab9f | ths | case SVGA_REG_DEPTH:
|
787 | d34cab9f | ths | case SVGA_REG_BITS_PER_PIXEL:
|
788 | d34cab9f | ths | if (value != s->depth) {
|
789 | d34cab9f | ths | printf("%s: Bad colour depth: %i bits\n", __FUNCTION__, value);
|
790 | d34cab9f | ths | s->config = 0;
|
791 | d34cab9f | ths | } |
792 | d34cab9f | ths | break;
|
793 | d34cab9f | ths | |
794 | d34cab9f | ths | case SVGA_REG_CONFIG_DONE:
|
795 | d34cab9f | ths | if (value) {
|
796 | d34cab9f | ths | s->fifo = (uint32_t *) &s->vram[s->vram_size - SVGA_FIFO_SIZE]; |
797 | d34cab9f | ths | /* Check range and alignment. */
|
798 | ff9cf2cb | balrog | if ((CMD(min) | CMD(max) |
|
799 | ff9cf2cb | balrog | CMD(next_cmd) | CMD(stop)) & 3)
|
800 | d34cab9f | ths | break;
|
801 | ff9cf2cb | balrog | if (CMD(min) < (uint8_t *) s->cmd->fifo - (uint8_t *) s->fifo)
|
802 | d34cab9f | ths | break;
|
803 | ff9cf2cb | balrog | if (CMD(max) > SVGA_FIFO_SIZE)
|
804 | d34cab9f | ths | break;
|
805 | ff9cf2cb | balrog | if (CMD(max) < CMD(min) + 10 * 1024) |
806 | d34cab9f | ths | break;
|
807 | d34cab9f | ths | } |
808 | f707cfba | balrog | s->config = !!value; |
809 | d34cab9f | ths | break;
|
810 | d34cab9f | ths | |
811 | d34cab9f | ths | case SVGA_REG_SYNC:
|
812 | d34cab9f | ths | s->syncing = 1;
|
813 | d34cab9f | ths | vmsvga_fifo_run(s); /* Or should we just wait for update_display? */
|
814 | d34cab9f | ths | break;
|
815 | d34cab9f | ths | |
816 | d34cab9f | ths | case SVGA_REG_GUEST_ID:
|
817 | d34cab9f | ths | s->guest = value; |
818 | d34cab9f | ths | #ifdef VERBOSE
|
819 | d34cab9f | ths | if (value >= GUEST_OS_BASE && value < GUEST_OS_BASE +
|
820 | d34cab9f | ths | sizeof(vmsvga_guest_id) / sizeof(*vmsvga_guest_id)) |
821 | d34cab9f | ths | printf("%s: guest runs %s.\n", __FUNCTION__,
|
822 | d34cab9f | ths | vmsvga_guest_id[value - GUEST_OS_BASE]); |
823 | d34cab9f | ths | #endif
|
824 | d34cab9f | ths | break;
|
825 | d34cab9f | ths | |
826 | d34cab9f | ths | case SVGA_REG_CURSOR_ID:
|
827 | d34cab9f | ths | s->cursor.id = value; |
828 | d34cab9f | ths | break;
|
829 | d34cab9f | ths | |
830 | d34cab9f | ths | case SVGA_REG_CURSOR_X:
|
831 | d34cab9f | ths | s->cursor.x = value; |
832 | d34cab9f | ths | break;
|
833 | d34cab9f | ths | |
834 | d34cab9f | ths | case SVGA_REG_CURSOR_Y:
|
835 | d34cab9f | ths | s->cursor.y = value; |
836 | d34cab9f | ths | break;
|
837 | d34cab9f | ths | |
838 | d34cab9f | ths | case SVGA_REG_CURSOR_ON:
|
839 | d34cab9f | ths | s->cursor.on |= (value == SVGA_CURSOR_ON_SHOW); |
840 | d34cab9f | ths | s->cursor.on &= (value != SVGA_CURSOR_ON_HIDE); |
841 | d34cab9f | ths | #ifdef HW_MOUSE_ACCEL
|
842 | d34cab9f | ths | if (s->ds->mouse_set && value <= SVGA_CURSOR_ON_SHOW)
|
843 | d34cab9f | ths | s->ds->mouse_set(s->cursor.x, s->cursor.y, s->cursor.on); |
844 | d34cab9f | ths | #endif
|
845 | d34cab9f | ths | break;
|
846 | d34cab9f | ths | |
847 | d34cab9f | ths | case SVGA_REG_MEM_REGS:
|
848 | d34cab9f | ths | case SVGA_REG_NUM_DISPLAYS:
|
849 | d34cab9f | ths | case SVGA_REG_PITCHLOCK:
|
850 | d34cab9f | ths | case SVGA_PALETTE_BASE ... SVGA_PALETTE_END:
|
851 | d34cab9f | ths | break;
|
852 | d34cab9f | ths | |
853 | d34cab9f | ths | default:
|
854 | d34cab9f | ths | if (s->index >= SVGA_SCRATCH_BASE &&
|
855 | d34cab9f | ths | s->index < SVGA_SCRATCH_BASE + s->scratch_size) { |
856 | d34cab9f | ths | s->scratch[s->index - SVGA_SCRATCH_BASE] = value; |
857 | d34cab9f | ths | break;
|
858 | d34cab9f | ths | } |
859 | d34cab9f | ths | printf("%s: Bad register %02x\n", __FUNCTION__, s->index);
|
860 | d34cab9f | ths | } |
861 | d34cab9f | ths | } |
862 | d34cab9f | ths | |
863 | d34cab9f | ths | static uint32_t vmsvga_bios_read(void *opaque, uint32_t address) |
864 | d34cab9f | ths | { |
865 | d34cab9f | ths | printf("%s: what are we supposed to return?\n", __FUNCTION__);
|
866 | d34cab9f | ths | return 0xcafe; |
867 | d34cab9f | ths | } |
868 | d34cab9f | ths | |
869 | d34cab9f | ths | static void vmsvga_bios_write(void *opaque, uint32_t address, uint32_t data) |
870 | d34cab9f | ths | { |
871 | d34cab9f | ths | printf("%s: what are we supposed to do with (%08x)?\n",
|
872 | d34cab9f | ths | __FUNCTION__, data); |
873 | d34cab9f | ths | } |
874 | d34cab9f | ths | |
875 | d34cab9f | ths | static inline void vmsvga_size(struct vmsvga_state_s *s) |
876 | d34cab9f | ths | { |
877 | d34cab9f | ths | if (s->new_width != s->width || s->new_height != s->height) {
|
878 | d34cab9f | ths | s->width = s->new_width; |
879 | d34cab9f | ths | s->height = s->new_height; |
880 | c60e08d9 | pbrook | qemu_console_resize(s->console, s->width, s->height); |
881 | d34cab9f | ths | s->invalidated = 1;
|
882 | d34cab9f | ths | } |
883 | d34cab9f | ths | } |
884 | d34cab9f | ths | |
885 | d34cab9f | ths | static void vmsvga_update_display(void *opaque) |
886 | d34cab9f | ths | { |
887 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
888 | d34cab9f | ths | if (!s->enable) {
|
889 | d34cab9f | ths | #ifdef EMBED_STDVGA
|
890 | d34cab9f | ths | s->update(opaque); |
891 | d34cab9f | ths | #endif
|
892 | d34cab9f | ths | return;
|
893 | d34cab9f | ths | } |
894 | d34cab9f | ths | |
895 | d34cab9f | ths | vmsvga_size(s); |
896 | d34cab9f | ths | |
897 | d34cab9f | ths | vmsvga_fifo_run(s); |
898 | d34cab9f | ths | vmsvga_update_rect_flush(s); |
899 | d34cab9f | ths | |
900 | d34cab9f | ths | /*
|
901 | d34cab9f | ths | * Is it more efficient to look at vram VGA-dirty bits or wait
|
902 | d34cab9f | ths | * for the driver to issue SVGA_CMD_UPDATE?
|
903 | d34cab9f | ths | */
|
904 | d34cab9f | ths | if (s->invalidated) {
|
905 | d34cab9f | ths | s->invalidated = 0;
|
906 | d34cab9f | ths | vmsvga_update_screen(s); |
907 | d34cab9f | ths | } |
908 | d34cab9f | ths | } |
909 | d34cab9f | ths | |
910 | d34cab9f | ths | static void vmsvga_reset(struct vmsvga_state_s *s) |
911 | d34cab9f | ths | { |
912 | d34cab9f | ths | s->index = 0;
|
913 | d34cab9f | ths | s->enable = 0;
|
914 | d34cab9f | ths | s->config = 0;
|
915 | d34cab9f | ths | s->width = -1;
|
916 | d34cab9f | ths | s->height = -1;
|
917 | d34cab9f | ths | s->svgaid = SVGA_ID; |
918 | d34cab9f | ths | s->depth = s->ds->depth ? s->ds->depth : 24;
|
919 | d34cab9f | ths | s->bypp = (s->depth + 7) >> 3; |
920 | d34cab9f | ths | s->cursor.on = 0;
|
921 | d34cab9f | ths | s->redraw_fifo_first = 0;
|
922 | d34cab9f | ths | s->redraw_fifo_last = 0;
|
923 | d34cab9f | ths | switch (s->depth) {
|
924 | d34cab9f | ths | case 8: |
925 | d34cab9f | ths | s->wred = 0x00000007;
|
926 | d34cab9f | ths | s->wgreen = 0x00000038;
|
927 | d34cab9f | ths | s->wblue = 0x000000c0;
|
928 | d34cab9f | ths | break;
|
929 | d34cab9f | ths | case 15: |
930 | d34cab9f | ths | s->wred = 0x0000001f;
|
931 | d34cab9f | ths | s->wgreen = 0x000003e0;
|
932 | d34cab9f | ths | s->wblue = 0x00007c00;
|
933 | d34cab9f | ths | break;
|
934 | d34cab9f | ths | case 16: |
935 | d34cab9f | ths | s->wred = 0x0000001f;
|
936 | d34cab9f | ths | s->wgreen = 0x000007e0;
|
937 | d34cab9f | ths | s->wblue = 0x0000f800;
|
938 | d34cab9f | ths | break;
|
939 | d34cab9f | ths | case 24: |
940 | f707cfba | balrog | s->wred = 0x00ff0000;
|
941 | d34cab9f | ths | s->wgreen = 0x0000ff00;
|
942 | f707cfba | balrog | s->wblue = 0x000000ff;
|
943 | d34cab9f | ths | break;
|
944 | d34cab9f | ths | case 32: |
945 | f707cfba | balrog | s->wred = 0x00ff0000;
|
946 | d34cab9f | ths | s->wgreen = 0x0000ff00;
|
947 | f707cfba | balrog | s->wblue = 0x000000ff;
|
948 | d34cab9f | ths | break;
|
949 | d34cab9f | ths | } |
950 | d34cab9f | ths | s->syncing = 0;
|
951 | d34cab9f | ths | } |
952 | d34cab9f | ths | |
953 | d34cab9f | ths | static void vmsvga_invalidate_display(void *opaque) |
954 | d34cab9f | ths | { |
955 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
956 | d34cab9f | ths | if (!s->enable) {
|
957 | d34cab9f | ths | #ifdef EMBED_STDVGA
|
958 | d34cab9f | ths | s->invalidate(opaque); |
959 | d34cab9f | ths | #endif
|
960 | d34cab9f | ths | return;
|
961 | d34cab9f | ths | } |
962 | d34cab9f | ths | |
963 | d34cab9f | ths | s->invalidated = 1;
|
964 | d34cab9f | ths | } |
965 | d34cab9f | ths | |
966 | f707cfba | balrog | /* save the vga display in a PPM image even if no display is
|
967 | f707cfba | balrog | available */
|
968 | d34cab9f | ths | static void vmsvga_screen_dump(void *opaque, const char *filename) |
969 | d34cab9f | ths | { |
970 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
971 | d34cab9f | ths | if (!s->enable) {
|
972 | d34cab9f | ths | #ifdef EMBED_STDVGA
|
973 | d34cab9f | ths | s->screen_dump(opaque, filename); |
974 | d34cab9f | ths | #endif
|
975 | d34cab9f | ths | return;
|
976 | d34cab9f | ths | } |
977 | d34cab9f | ths | |
978 | f707cfba | balrog | if (s->depth == 32) { |
979 | f707cfba | balrog | ppm_save(filename, s->vram, s->width, s->height, s->ds->linesize); |
980 | f707cfba | balrog | } |
981 | d34cab9f | ths | } |
982 | d34cab9f | ths | |
983 | 4d3b6f6e | balrog | static void vmsvga_text_update(void *opaque, console_ch_t *chardata) |
984 | 4d3b6f6e | balrog | { |
985 | 4d3b6f6e | balrog | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
986 | 4d3b6f6e | balrog | |
987 | 4d3b6f6e | balrog | if (s->text_update)
|
988 | 4d3b6f6e | balrog | s->text_update(opaque, chardata); |
989 | 4d3b6f6e | balrog | } |
990 | 4d3b6f6e | balrog | |
991 | d34cab9f | ths | #ifdef DIRECT_VRAM
|
992 | d34cab9f | ths | static uint32_t vmsvga_vram_readb(void *opaque, target_phys_addr_t addr) |
993 | d34cab9f | ths | { |
994 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
995 | 3016d80b | balrog | addr -= s->vram_base; |
996 | d34cab9f | ths | if (addr < s->fb_size)
|
997 | d34cab9f | ths | return *(uint8_t *) (s->ds->data + addr);
|
998 | d34cab9f | ths | else
|
999 | d34cab9f | ths | return *(uint8_t *) (s->vram + addr);
|
1000 | d34cab9f | ths | } |
1001 | d34cab9f | ths | |
1002 | d34cab9f | ths | static uint32_t vmsvga_vram_readw(void *opaque, target_phys_addr_t addr) |
1003 | d34cab9f | ths | { |
1004 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
1005 | 3016d80b | balrog | addr -= s->vram_base; |
1006 | d34cab9f | ths | if (addr < s->fb_size)
|
1007 | d34cab9f | ths | return *(uint16_t *) (s->ds->data + addr);
|
1008 | d34cab9f | ths | else
|
1009 | d34cab9f | ths | return *(uint16_t *) (s->vram + addr);
|
1010 | d34cab9f | ths | } |
1011 | d34cab9f | ths | |
1012 | d34cab9f | ths | static uint32_t vmsvga_vram_readl(void *opaque, target_phys_addr_t addr) |
1013 | d34cab9f | ths | { |
1014 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
1015 | 3016d80b | balrog | addr -= s->vram_base; |
1016 | d34cab9f | ths | if (addr < s->fb_size)
|
1017 | d34cab9f | ths | return *(uint32_t *) (s->ds->data + addr);
|
1018 | d34cab9f | ths | else
|
1019 | d34cab9f | ths | return *(uint32_t *) (s->vram + addr);
|
1020 | d34cab9f | ths | } |
1021 | d34cab9f | ths | |
1022 | d34cab9f | ths | static void vmsvga_vram_writeb(void *opaque, target_phys_addr_t addr, |
1023 | d34cab9f | ths | uint32_t value) |
1024 | d34cab9f | ths | { |
1025 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
1026 | 3016d80b | balrog | addr -= s->vram_base; |
1027 | d34cab9f | ths | if (addr < s->fb_size)
|
1028 | d34cab9f | ths | *(uint8_t *) (s->ds->data + addr) = value; |
1029 | d34cab9f | ths | else
|
1030 | d34cab9f | ths | *(uint8_t *) (s->vram + addr) = value; |
1031 | d34cab9f | ths | } |
1032 | d34cab9f | ths | |
1033 | d34cab9f | ths | static void vmsvga_vram_writew(void *opaque, target_phys_addr_t addr, |
1034 | d34cab9f | ths | uint32_t value) |
1035 | d34cab9f | ths | { |
1036 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
1037 | 3016d80b | balrog | addr -= s->vram_base; |
1038 | d34cab9f | ths | if (addr < s->fb_size)
|
1039 | d34cab9f | ths | *(uint16_t *) (s->ds->data + addr) = value; |
1040 | d34cab9f | ths | else
|
1041 | d34cab9f | ths | *(uint16_t *) (s->vram + addr) = value; |
1042 | d34cab9f | ths | } |
1043 | d34cab9f | ths | |
1044 | d34cab9f | ths | static void vmsvga_vram_writel(void *opaque, target_phys_addr_t addr, |
1045 | d34cab9f | ths | uint32_t value) |
1046 | d34cab9f | ths | { |
1047 | d34cab9f | ths | struct vmsvga_state_s *s = (struct vmsvga_state_s *) opaque; |
1048 | 3016d80b | balrog | addr -= s->vram_base; |
1049 | d34cab9f | ths | if (addr < s->fb_size)
|
1050 | d34cab9f | ths | *(uint32_t *) (s->ds->data + addr) = value; |
1051 | d34cab9f | ths | else
|
1052 | d34cab9f | ths | *(uint32_t *) (s->vram + addr) = value; |
1053 | d34cab9f | ths | } |
1054 | d34cab9f | ths | |
1055 | d34cab9f | ths | static CPUReadMemoryFunc *vmsvga_vram_read[] = {
|
1056 | d34cab9f | ths | vmsvga_vram_readb, |
1057 | d34cab9f | ths | vmsvga_vram_readw, |
1058 | d34cab9f | ths | vmsvga_vram_readl, |
1059 | d34cab9f | ths | }; |
1060 | d34cab9f | ths | |
1061 | d34cab9f | ths | static CPUWriteMemoryFunc *vmsvga_vram_write[] = {
|
1062 | d34cab9f | ths | vmsvga_vram_writeb, |
1063 | d34cab9f | ths | vmsvga_vram_writew, |
1064 | d34cab9f | ths | vmsvga_vram_writel, |
1065 | d34cab9f | ths | }; |
1066 | d34cab9f | ths | #endif
|
1067 | d34cab9f | ths | |
1068 | d34cab9f | ths | static void vmsvga_save(struct vmsvga_state_s *s, QEMUFile *f) |
1069 | d34cab9f | ths | { |
1070 | bee8d684 | ths | qemu_put_be32(f, s->depth); |
1071 | bee8d684 | ths | qemu_put_be32(f, s->enable); |
1072 | bee8d684 | ths | qemu_put_be32(f, s->config); |
1073 | bee8d684 | ths | qemu_put_be32(f, s->cursor.id); |
1074 | bee8d684 | ths | qemu_put_be32(f, s->cursor.x); |
1075 | bee8d684 | ths | qemu_put_be32(f, s->cursor.y); |
1076 | bee8d684 | ths | qemu_put_be32(f, s->cursor.on); |
1077 | bee8d684 | ths | qemu_put_be32(f, s->index); |
1078 | d34cab9f | ths | qemu_put_buffer(f, (uint8_t *) s->scratch, s->scratch_size * 4);
|
1079 | bee8d684 | ths | qemu_put_be32(f, s->new_width); |
1080 | bee8d684 | ths | qemu_put_be32(f, s->new_height); |
1081 | d34cab9f | ths | qemu_put_be32s(f, &s->guest); |
1082 | d34cab9f | ths | qemu_put_be32s(f, &s->svgaid); |
1083 | bee8d684 | ths | qemu_put_be32(f, s->syncing); |
1084 | bee8d684 | ths | qemu_put_be32(f, s->fb_size); |
1085 | d34cab9f | ths | } |
1086 | d34cab9f | ths | |
1087 | d34cab9f | ths | static int vmsvga_load(struct vmsvga_state_s *s, QEMUFile *f) |
1088 | d34cab9f | ths | { |
1089 | d34cab9f | ths | int depth;
|
1090 | bee8d684 | ths | depth=qemu_get_be32(f); |
1091 | bee8d684 | ths | s->enable=qemu_get_be32(f); |
1092 | bee8d684 | ths | s->config=qemu_get_be32(f); |
1093 | bee8d684 | ths | s->cursor.id=qemu_get_be32(f); |
1094 | bee8d684 | ths | s->cursor.x=qemu_get_be32(f); |
1095 | bee8d684 | ths | s->cursor.y=qemu_get_be32(f); |
1096 | bee8d684 | ths | s->cursor.on=qemu_get_be32(f); |
1097 | bee8d684 | ths | s->index=qemu_get_be32(f); |
1098 | d34cab9f | ths | qemu_get_buffer(f, (uint8_t *) s->scratch, s->scratch_size * 4);
|
1099 | bee8d684 | ths | s->new_width=qemu_get_be32(f); |
1100 | bee8d684 | ths | s->new_height=qemu_get_be32(f); |
1101 | d34cab9f | ths | qemu_get_be32s(f, &s->guest); |
1102 | d34cab9f | ths | qemu_get_be32s(f, &s->svgaid); |
1103 | bee8d684 | ths | s->syncing=qemu_get_be32(f); |
1104 | bee8d684 | ths | s->fb_size=qemu_get_be32(f); |
1105 | d34cab9f | ths | |
1106 | d34cab9f | ths | if (s->enable && depth != s->depth) {
|
1107 | d34cab9f | ths | printf("%s: need colour depth of %i bits to resume operation.\n",
|
1108 | d34cab9f | ths | __FUNCTION__, depth); |
1109 | d34cab9f | ths | return -EINVAL;
|
1110 | d34cab9f | ths | } |
1111 | d34cab9f | ths | |
1112 | d34cab9f | ths | s->invalidated = 1;
|
1113 | d34cab9f | ths | if (s->config)
|
1114 | d34cab9f | ths | s->fifo = (uint32_t *) &s->vram[s->vram_size - SVGA_FIFO_SIZE]; |
1115 | d34cab9f | ths | |
1116 | d34cab9f | ths | return 0; |
1117 | d34cab9f | ths | } |
1118 | d34cab9f | ths | |
1119 | d34cab9f | ths | static void vmsvga_init(struct vmsvga_state_s *s, DisplayState *ds, |
1120 | d34cab9f | ths | uint8_t *vga_ram_base, unsigned long vga_ram_offset, |
1121 | d34cab9f | ths | int vga_ram_size)
|
1122 | d34cab9f | ths | { |
1123 | d34cab9f | ths | s->ds = ds; |
1124 | d34cab9f | ths | s->vram = vga_ram_base; |
1125 | d34cab9f | ths | s->vram_size = vga_ram_size; |
1126 | 6f9bc132 | balrog | s->vram_offset = vga_ram_offset; |
1127 | d34cab9f | ths | |
1128 | d34cab9f | ths | s->scratch_size = SVGA_SCRATCH_SIZE; |
1129 | d34cab9f | ths | s->scratch = (uint32_t *) qemu_malloc(s->scratch_size * 4);
|
1130 | d34cab9f | ths | |
1131 | d34cab9f | ths | vmsvga_reset(s); |
1132 | d34cab9f | ths | |
1133 | d34cab9f | ths | #ifdef EMBED_STDVGA
|
1134 | d34cab9f | ths | vga_common_init((VGAState *) s, ds, |
1135 | d34cab9f | ths | vga_ram_base, vga_ram_offset, vga_ram_size); |
1136 | d34cab9f | ths | vga_init((VGAState *) s); |
1137 | d34cab9f | ths | #endif
|
1138 | e93a5f4f | balrog | |
1139 | e93a5f4f | balrog | s->console = graphic_console_init(ds, vmsvga_update_display, |
1140 | e93a5f4f | balrog | vmsvga_invalidate_display, |
1141 | e93a5f4f | balrog | vmsvga_screen_dump, |
1142 | e93a5f4f | balrog | vmsvga_text_update, s); |
1143 | 931ea435 | balrog | |
1144 | 931ea435 | balrog | #ifdef CONFIG_BOCHS_VBE
|
1145 | 931ea435 | balrog | /* XXX: use optimized standard vga accesses */
|
1146 | 931ea435 | balrog | cpu_register_physical_memory(VBE_DISPI_LFB_PHYSICAL_ADDRESS, |
1147 | 931ea435 | balrog | vga_ram_size, vga_ram_offset); |
1148 | 931ea435 | balrog | #endif
|
1149 | d34cab9f | ths | } |
1150 | d34cab9f | ths | |
1151 | d34cab9f | ths | static void pci_vmsvga_save(QEMUFile *f, void *opaque) |
1152 | d34cab9f | ths | { |
1153 | d34cab9f | ths | struct pci_vmsvga_state_s *s = (struct pci_vmsvga_state_s *) opaque; |
1154 | d34cab9f | ths | pci_device_save(&s->card, f); |
1155 | d34cab9f | ths | vmsvga_save(&s->chip, f); |
1156 | d34cab9f | ths | } |
1157 | d34cab9f | ths | |
1158 | d34cab9f | ths | static int pci_vmsvga_load(QEMUFile *f, void *opaque, int version_id) |
1159 | d34cab9f | ths | { |
1160 | d34cab9f | ths | struct pci_vmsvga_state_s *s = (struct pci_vmsvga_state_s *) opaque; |
1161 | d34cab9f | ths | int ret;
|
1162 | d34cab9f | ths | |
1163 | d34cab9f | ths | ret = pci_device_load(&s->card, f); |
1164 | d34cab9f | ths | if (ret < 0) |
1165 | d34cab9f | ths | return ret;
|
1166 | d34cab9f | ths | |
1167 | d34cab9f | ths | ret = vmsvga_load(&s->chip, f); |
1168 | d34cab9f | ths | if (ret < 0) |
1169 | d34cab9f | ths | return ret;
|
1170 | d34cab9f | ths | |
1171 | d34cab9f | ths | return 0; |
1172 | d34cab9f | ths | } |
1173 | d34cab9f | ths | |
1174 | 1492a3c4 | balrog | static void pci_vmsvga_map_ioport(PCIDevice *pci_dev, int region_num, |
1175 | 1492a3c4 | balrog | uint32_t addr, uint32_t size, int type)
|
1176 | 1492a3c4 | balrog | { |
1177 | 1492a3c4 | balrog | struct pci_vmsvga_state_s *d = (struct pci_vmsvga_state_s *) pci_dev; |
1178 | 1492a3c4 | balrog | struct vmsvga_state_s *s = &d->chip;
|
1179 | 1492a3c4 | balrog | |
1180 | 1492a3c4 | balrog | register_ioport_read(addr + SVGA_IO_MUL * SVGA_INDEX_PORT, |
1181 | 1492a3c4 | balrog | 1, 4, vmsvga_index_read, s); |
1182 | 1492a3c4 | balrog | register_ioport_write(addr + SVGA_IO_MUL * SVGA_INDEX_PORT, |
1183 | 1492a3c4 | balrog | 1, 4, vmsvga_index_write, s); |
1184 | 1492a3c4 | balrog | register_ioport_read(addr + SVGA_IO_MUL * SVGA_VALUE_PORT, |
1185 | 1492a3c4 | balrog | 1, 4, vmsvga_value_read, s); |
1186 | 1492a3c4 | balrog | register_ioport_write(addr + SVGA_IO_MUL * SVGA_VALUE_PORT, |
1187 | 1492a3c4 | balrog | 1, 4, vmsvga_value_write, s); |
1188 | 1492a3c4 | balrog | register_ioport_read(addr + SVGA_IO_MUL * SVGA_BIOS_PORT, |
1189 | 1492a3c4 | balrog | 1, 4, vmsvga_bios_read, s); |
1190 | 1492a3c4 | balrog | register_ioport_write(addr + SVGA_IO_MUL * SVGA_BIOS_PORT, |
1191 | 1492a3c4 | balrog | 1, 4, vmsvga_bios_write, s); |
1192 | 1492a3c4 | balrog | } |
1193 | 1492a3c4 | balrog | |
1194 | 3016d80b | balrog | static void pci_vmsvga_map_mem(PCIDevice *pci_dev, int region_num, |
1195 | 3016d80b | balrog | uint32_t addr, uint32_t size, int type)
|
1196 | 3016d80b | balrog | { |
1197 | 3016d80b | balrog | struct pci_vmsvga_state_s *d = (struct pci_vmsvga_state_s *) pci_dev; |
1198 | 3016d80b | balrog | struct vmsvga_state_s *s = &d->chip;
|
1199 | ff9cf2cb | balrog | ram_addr_t iomemtype; |
1200 | 3016d80b | balrog | |
1201 | 3016d80b | balrog | s->vram_base = addr; |
1202 | 3016d80b | balrog | #ifdef DIRECT_VRAM
|
1203 | 3016d80b | balrog | iomemtype = cpu_register_io_memory(0, vmsvga_vram_read,
|
1204 | 3016d80b | balrog | vmsvga_vram_write, s); |
1205 | 3016d80b | balrog | #else
|
1206 | 6f9bc132 | balrog | iomemtype = s->vram_offset | IO_MEM_RAM; |
1207 | 3016d80b | balrog | #endif
|
1208 | 3016d80b | balrog | cpu_register_physical_memory(s->vram_base, s->vram_size, |
1209 | 3016d80b | balrog | iomemtype); |
1210 | 3016d80b | balrog | } |
1211 | 3016d80b | balrog | |
1212 | d34cab9f | ths | #define PCI_VENDOR_ID_VMWARE 0x15ad |
1213 | d34cab9f | ths | #define PCI_DEVICE_ID_VMWARE_SVGA2 0x0405 |
1214 | d34cab9f | ths | #define PCI_DEVICE_ID_VMWARE_SVGA 0x0710 |
1215 | d34cab9f | ths | #define PCI_DEVICE_ID_VMWARE_NET 0x0720 |
1216 | d34cab9f | ths | #define PCI_DEVICE_ID_VMWARE_SCSI 0x0730 |
1217 | d34cab9f | ths | #define PCI_DEVICE_ID_VMWARE_IDE 0x1729 |
1218 | d34cab9f | ths | #define PCI_CLASS_BASE_DISPLAY 0x03 |
1219 | d34cab9f | ths | #define PCI_CLASS_SUB_VGA 0x00 |
1220 | d34cab9f | ths | #define PCI_CLASS_HEADERTYPE_00h 0x00 |
1221 | d34cab9f | ths | |
1222 | d34cab9f | ths | void pci_vmsvga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base,
|
1223 | d34cab9f | ths | unsigned long vga_ram_offset, int vga_ram_size) |
1224 | d34cab9f | ths | { |
1225 | d34cab9f | ths | struct pci_vmsvga_state_s *s;
|
1226 | d34cab9f | ths | |
1227 | d34cab9f | ths | /* Setup PCI configuration */
|
1228 | d34cab9f | ths | s = (struct pci_vmsvga_state_s *)
|
1229 | d34cab9f | ths | pci_register_device(bus, "QEMUware SVGA",
|
1230 | d34cab9f | ths | sizeof(struct pci_vmsvga_state_s), -1, 0, 0); |
1231 | d34cab9f | ths | s->card.config[PCI_VENDOR_ID] = PCI_VENDOR_ID_VMWARE & 0xff;
|
1232 | d34cab9f | ths | s->card.config[PCI_VENDOR_ID + 1] = PCI_VENDOR_ID_VMWARE >> 8; |
1233 | d34cab9f | ths | s->card.config[PCI_DEVICE_ID] = SVGA_PCI_DEVICE_ID & 0xff;
|
1234 | d34cab9f | ths | s->card.config[PCI_DEVICE_ID + 1] = SVGA_PCI_DEVICE_ID >> 8; |
1235 | d34cab9f | ths | s->card.config[PCI_COMMAND] = 0x07; /* I/O + Memory */ |
1236 | d34cab9f | ths | s->card.config[PCI_CLASS_DEVICE] = PCI_CLASS_SUB_VGA; |
1237 | d34cab9f | ths | s->card.config[0x0b] = PCI_CLASS_BASE_DISPLAY;
|
1238 | d34cab9f | ths | s->card.config[0x0c] = 0x08; /* Cache line size */ |
1239 | d34cab9f | ths | s->card.config[0x0d] = 0x40; /* Latency timer */ |
1240 | d34cab9f | ths | s->card.config[0x0e] = PCI_CLASS_HEADERTYPE_00h;
|
1241 | d34cab9f | ths | s->card.config[0x2c] = PCI_VENDOR_ID_VMWARE & 0xff; |
1242 | d34cab9f | ths | s->card.config[0x2d] = PCI_VENDOR_ID_VMWARE >> 8; |
1243 | d34cab9f | ths | s->card.config[0x2e] = SVGA_PCI_DEVICE_ID & 0xff; |
1244 | d34cab9f | ths | s->card.config[0x2f] = SVGA_PCI_DEVICE_ID >> 8; |
1245 | d34cab9f | ths | s->card.config[0x3c] = 0xff; /* End */ |
1246 | d34cab9f | ths | |
1247 | 1492a3c4 | balrog | pci_register_io_region(&s->card, 0, 0x10, |
1248 | 1492a3c4 | balrog | PCI_ADDRESS_SPACE_IO, pci_vmsvga_map_ioport); |
1249 | 2408b77b | aurel32 | pci_register_io_region(&s->card, 1, vga_ram_size,
|
1250 | 3016d80b | balrog | PCI_ADDRESS_SPACE_MEM_PREFETCH, pci_vmsvga_map_mem); |
1251 | 1492a3c4 | balrog | |
1252 | d34cab9f | ths | vmsvga_init(&s->chip, ds, vga_ram_base, vga_ram_offset, vga_ram_size); |
1253 | d34cab9f | ths | |
1254 | d34cab9f | ths | register_savevm("vmware_vga", 0, 0, pci_vmsvga_save, pci_vmsvga_load, s); |
1255 | d34cab9f | ths | } |