Revision 69991d7d hw/misc/zynq_slcr.c

b/hw/misc/zynq_slcr.c
31 31 
#define XILINX_LOCK_KEY 0x767b
32 32 
#define XILINX_UNLOCK_KEY 0xdf0d
33 33 

  		





  
  34
  
    
#define R_PSS_RST_CTRL_SOFT_RST 0x1


  		





  
  35
  
    

  		





  34
  36
  
    
typedef enum {


  		





  35
  37
  
    
  ARM_PLL_CTRL,


  		





  36
  38
  
    
  DDR_PLL_CTRL,


  		





  ......




  399
  401
  
    
                goto bad_reg;


  		





  400
  402
  
    
            }


  		





  401
  403
  
    
            s->reset[(offset - 0x200) / 4] = val;


  		





  
  404
  
    
            if (offset == 0x200 && (val & R_PSS_RST_CTRL_SOFT_RST)) {


  		





  
  405
  
    
                qemu_system_reset_request();


  		





  
  406
  
    
            }


  		





  402
  407
  
    
            break;


  		





  403
  408
  
    
        case 0x300:


  		





  404
  409
  
    
            s->apu_ctrl = val;


  		












Also available in:
  Unified diff