Statistics
| Branch: | Revision:

root / target-ppc / exec.h @ 6a6ae23f

History | View | Annotate | Download (3.1 kB)

1
/*
2
 *  PowerPC emulation definitions for qemu.
3
 *
4
 *  Copyright (c) 2003-2007 Jocelyn Mayer
5
 *
6
 * This library is free software; you can redistribute it and/or
7
 * modify it under the terms of the GNU Lesser General Public
8
 * License as published by the Free Software Foundation; either
9
 * version 2 of the License, or (at your option) any later version.
10
 *
11
 * This library is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
 * Lesser General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU Lesser General Public
17
 * License along with this library; if not, write to the Free Software
18
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19
 */
20
#if !defined (__PPC_H__)
21
#define __PPC_H__
22

    
23
#include "config.h"
24

    
25
#include "dyngen-exec.h"
26

    
27
#include "cpu.h"
28
#include "exec-all.h"
29

    
30
/* For normal operations, precise emulation should not be needed */
31
//#define USE_PRECISE_EMULATION 1
32
#define USE_PRECISE_EMULATION 0
33

    
34
register struct CPUPPCState *env asm(AREG0);
35
#if TARGET_LONG_BITS > HOST_LONG_BITS
36
/* no registers can be used */
37
#define T0 (env->t0)
38
#define T1 (env->t1)
39
#define T2 (env->t2)
40
#define TDX "%016" PRIx64
41
#else
42
register target_ulong T0 asm(AREG1);
43
register target_ulong T1 asm(AREG2);
44
register target_ulong T2 asm(AREG3);
45
#define TDX "%016lx"
46
#endif
47

    
48
#define FT0 (env->ft0)
49
#define FT1 (env->ft1)
50

    
51
#if defined (DEBUG_OP)
52
# define RETURN() __asm__ __volatile__("nop" : : : "memory");
53
#else
54
# define RETURN() __asm__ __volatile__("" : : : "memory");
55
#endif
56

    
57
static always_inline target_ulong rotl8 (target_ulong i, int n)
58
{
59
    return (((uint8_t)i << n) | ((uint8_t)i >> (8 - n)));
60
}
61

    
62
static always_inline target_ulong rotl16 (target_ulong i, int n)
63
{
64
    return (((uint16_t)i << n) | ((uint16_t)i >> (16 - n)));
65
}
66

    
67
static always_inline target_ulong rotl32 (target_ulong i, int n)
68
{
69
    return (((uint32_t)i << n) | ((uint32_t)i >> (32 - n)));
70
}
71

    
72
#if defined(TARGET_PPC64)
73
static always_inline target_ulong rotl64 (target_ulong i, int n)
74
{
75
    return (((uint64_t)i << n) | ((uint64_t)i >> (64 - n)));
76
}
77
#endif
78

    
79
#if !defined(CONFIG_USER_ONLY)
80
#include "softmmu_exec.h"
81
#endif /* !defined(CONFIG_USER_ONLY) */
82

    
83
void raise_exception_err (CPUState *env, int exception, int error_code);
84
void raise_exception (CPUState *env, int exception);
85

    
86
int get_physical_address (CPUState *env, mmu_ctx_t *ctx, target_ulong vaddr,
87
                          int rw, int access_type);
88

    
89
void ppc6xx_tlb_store (CPUState *env, target_ulong EPN, int way, int is_code,
90
                       target_ulong pte0, target_ulong pte1);
91

    
92
static always_inline void env_to_regs (void)
93
{
94
}
95

    
96
static always_inline void regs_to_env (void)
97
{
98
}
99

    
100
int cpu_ppc_handle_mmu_fault (CPUState *env, target_ulong address, int rw,
101
                              int mmu_idx, int is_softmmu);
102

    
103
static always_inline int cpu_halted (CPUState *env)
104
{
105
    if (!env->halted)
106
        return 0;
107
    if (msr_ee && (env->interrupt_request & CPU_INTERRUPT_HARD)) {
108
        env->halted = 0;
109
        return 0;
110
    }
111
    return EXCP_HALTED;
112
}
113

    
114
#endif /* !defined (__PPC_H__) */