Statistics
| Branch: | Revision:

root / hw / spapr_pci.h @ 6d3b6d3d

History | View | Annotate | Download (2.3 kB)

1
/*
2
 * QEMU SPAPR PCI BUS definitions
3
 *
4
 * Copyright (c) 2011 Alexey Kardashevskiy <aik@au1.ibm.com>
5
 *
6
 * This library is free software; you can redistribute it and/or
7
 * modify it under the terms of the GNU Lesser General Public
8
 * License as published by the Free Software Foundation; either
9
 * version 2 of the License, or (at your option) any later version.
10
 *
11
 * This library is distributed in the hope that it will be useful,
12
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
 * Lesser General Public License for more details.
15
 *
16
 * You should have received a copy of the GNU Lesser General Public
17
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18
 */
19
#if !defined(__HW_SPAPR_H__)
20
#error Please include spapr.h before this file!
21
#endif
22

    
23
#if !defined(__HW_SPAPR_PCI_H__)
24
#define __HW_SPAPR_PCI_H__
25

    
26
#include "hw/pci.h"
27
#include "hw/pci_host.h"
28
#include "hw/xics.h"
29

    
30
#define SPAPR_MSIX_MAX_DEVS 32
31

    
32
typedef struct sPAPRPHBState {
33
    PCIHostState host_state;
34

    
35
    uint64_t buid;
36
    char *busname;
37
    char *dtbusname;
38

    
39
    MemoryRegion memspace, iospace;
40
    target_phys_addr_t mem_win_addr, mem_win_size, io_win_addr, io_win_size;
41
    target_phys_addr_t msi_win_addr;
42
    MemoryRegion memwindow, iowindow, msiwindow;
43

    
44
    uint32_t dma_liobn;
45
    uint64_t dma_window_start;
46
    uint64_t dma_window_size;
47
    DMAContext *dma;
48

    
49
    struct {
50
        uint32_t irq;
51
    } lsi_table[PCI_NUM_PINS];
52

    
53
    struct {
54
        uint32_t config_addr;
55
        uint32_t irq;
56
        int nvec;
57
    } msi_table[SPAPR_MSIX_MAX_DEVS];
58

    
59
    QLIST_ENTRY(sPAPRPHBState) list;
60
} sPAPRPHBState;
61

    
62
static inline qemu_irq spapr_phb_lsi_qirq(struct sPAPRPHBState *phb, int pin)
63
{
64
    return xics_get_qirq(spapr->icp, phb->lsi_table[pin].irq);
65
}
66

    
67
#define SPAPR_PCI_MEM_WIN_BUS_OFFSET 0x80000000ULL
68
#define SPAPR_PCI_IO_WIN_SIZE        0x10000
69

    
70
void spapr_create_phb(sPAPREnvironment *spapr,
71
                      const char *busname, uint64_t buid,
72
                      uint64_t mem_win_addr, uint64_t mem_win_size,
73
                      uint64_t io_win_addr, uint64_t msi_win_addr);
74

    
75
int spapr_populate_pci_dt(sPAPRPHBState *phb,
76
                          uint32_t xics_phandle,
77
                          void *fdt);
78

    
79
void spapr_pci_rtas_init(void);
80

    
81
#endif /* __HW_SPAPR_PCI_H__ */