root / hw / pci_internals.h @ 6d65516f
History | View | Annotate | Download (1.3 kB)
1 | cfb0a50a | Isaku Yamahata | #ifndef QEMU_PCI_INTERNALS_H
|
---|---|---|---|
2 | cfb0a50a | Isaku Yamahata | #define QEMU_PCI_INTERNALS_H
|
3 | cfb0a50a | Isaku Yamahata | |
4 | cfb0a50a | Isaku Yamahata | /*
|
5 | cfb0a50a | Isaku Yamahata | * This header files is private to pci.c and pci_bridge.c
|
6 | cfb0a50a | Isaku Yamahata | * So following structures are opaque to others and shouldn't be
|
7 | cfb0a50a | Isaku Yamahata | * accessed.
|
8 | 68f79994 | Isaku Yamahata | *
|
9 | 68f79994 | Isaku Yamahata | * For pci-to-pci bridge needs to include this header file to embed
|
10 | 68f79994 | Isaku Yamahata | * PCIBridge in its structure or to get sizeof(PCIBridge),
|
11 | 68f79994 | Isaku Yamahata | * However, they shouldn't access those following members directly.
|
12 | 68f79994 | Isaku Yamahata | * Use accessor function in pci.h, pci_bridge.h
|
13 | cfb0a50a | Isaku Yamahata | */
|
14 | cfb0a50a | Isaku Yamahata | |
15 | cfb0a50a | Isaku Yamahata | extern struct BusInfo pci_bus_info; |
16 | cfb0a50a | Isaku Yamahata | |
17 | cfb0a50a | Isaku Yamahata | struct PCIBus {
|
18 | cfb0a50a | Isaku Yamahata | BusState qbus; |
19 | 6f3279b5 | Isaku Yamahata | uint8_t devfn_min; |
20 | cfb0a50a | Isaku Yamahata | pci_set_irq_fn set_irq; |
21 | cfb0a50a | Isaku Yamahata | pci_map_irq_fn map_irq; |
22 | cfb0a50a | Isaku Yamahata | pci_hotplug_fn hotplug; |
23 | cfb0a50a | Isaku Yamahata | DeviceState *hotplug_qdev; |
24 | cfb0a50a | Isaku Yamahata | void *irq_opaque;
|
25 | 90a20dbb | Isaku Yamahata | PCIDevice *devices[PCI_SLOT_MAX * PCI_FUNC_MAX]; |
26 | cfb0a50a | Isaku Yamahata | PCIDevice *parent_dev; |
27 | cfb0a50a | Isaku Yamahata | target_phys_addr_t mem_base; |
28 | cfb0a50a | Isaku Yamahata | |
29 | cfb0a50a | Isaku Yamahata | QLIST_HEAD(, PCIBus) child; /* this will be replaced by qdev later */
|
30 | cfb0a50a | Isaku Yamahata | QLIST_ENTRY(PCIBus) sibling;/* this will be replaced by qdev later */
|
31 | cfb0a50a | Isaku Yamahata | |
32 | cfb0a50a | Isaku Yamahata | /* The bus IRQ state is the logical OR of the connected devices.
|
33 | cfb0a50a | Isaku Yamahata | Keep a count of the number of devices with raised IRQs. */
|
34 | cfb0a50a | Isaku Yamahata | int nirq;
|
35 | cfb0a50a | Isaku Yamahata | int *irq_count;
|
36 | cfb0a50a | Isaku Yamahata | }; |
37 | cfb0a50a | Isaku Yamahata | |
38 | 68f79994 | Isaku Yamahata | struct PCIBridge {
|
39 | cfb0a50a | Isaku Yamahata | PCIDevice dev; |
40 | 68f79994 | Isaku Yamahata | |
41 | 68f79994 | Isaku Yamahata | /* private member */
|
42 | 7e98e3af | Isaku Yamahata | PCIBus sec_bus; |
43 | 68f79994 | Isaku Yamahata | pci_map_irq_fn map_irq; |
44 | 68f79994 | Isaku Yamahata | const char *bus_name; |
45 | 68f79994 | Isaku Yamahata | }; |
46 | cfb0a50a | Isaku Yamahata | |
47 | cfb0a50a | Isaku Yamahata | #endif /* QEMU_PCI_INTERNALS_H */ |