root / target-arm / cpu.h @ 6d8ff4d8
History | View | Annotate | Download (14.5 kB)
1 | 2c0262af | bellard | /*
|
---|---|---|---|
2 | 2c0262af | bellard | * ARM virtual CPU header
|
3 | 5fafdf24 | ths | *
|
4 | 2c0262af | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | 2c0262af | bellard | *
|
6 | 2c0262af | bellard | * This library is free software; you can redistribute it and/or
|
7 | 2c0262af | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 2c0262af | bellard | * License as published by the Free Software Foundation; either
|
9 | 2c0262af | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 2c0262af | bellard | *
|
11 | 2c0262af | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 2c0262af | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 2c0262af | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 2c0262af | bellard | * Lesser General Public License for more details.
|
15 | 2c0262af | bellard | *
|
16 | 2c0262af | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 8167ee88 | Blue Swirl | * License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
18 | 2c0262af | bellard | */
|
19 | 2c0262af | bellard | #ifndef CPU_ARM_H
|
20 | 2c0262af | bellard | #define CPU_ARM_H
|
21 | 2c0262af | bellard | |
22 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
23 | 3cf1e035 | bellard | |
24 | 9042c0e2 | ths | #define ELF_MACHINE EM_ARM
|
25 | 9042c0e2 | ths | |
26 | c2764719 | pbrook | #define CPUState struct CPUARMState |
27 | c2764719 | pbrook | |
28 | 2c0262af | bellard | #include "cpu-defs.h" |
29 | 2c0262af | bellard | |
30 | 53cd6637 | bellard | #include "softfloat.h" |
31 | 53cd6637 | bellard | |
32 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
33 | 1fddef4b | bellard | |
34 | b8a9e8f1 | bellard | #define EXCP_UDEF 1 /* undefined instruction */ |
35 | b8a9e8f1 | bellard | #define EXCP_SWI 2 /* software interrupt */ |
36 | b8a9e8f1 | bellard | #define EXCP_PREFETCH_ABORT 3 |
37 | b8a9e8f1 | bellard | #define EXCP_DATA_ABORT 4 |
38 | b5ff1b31 | bellard | #define EXCP_IRQ 5 |
39 | b5ff1b31 | bellard | #define EXCP_FIQ 6 |
40 | 06c949e6 | pbrook | #define EXCP_BKPT 7 |
41 | 9ee6e8bb | pbrook | #define EXCP_EXCEPTION_EXIT 8 /* Return from v7M exception. */ |
42 | fbb4a2e3 | pbrook | #define EXCP_KERNEL_TRAP 9 /* Jumped to kernel code page. */ |
43 | 426f5abc | Paul Brook | #define EXCP_STREX 10 |
44 | 9ee6e8bb | pbrook | |
45 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_RESET 1 |
46 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_NMI 2 |
47 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_HARD 3 |
48 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_MEM 4 |
49 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_BUS 5 |
50 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_USAGE 6 |
51 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_SVC 11 |
52 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_DEBUG 12 |
53 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_PENDSV 14 |
54 | 9ee6e8bb | pbrook | #define ARMV7M_EXCP_SYSTICK 15 |
55 | 2c0262af | bellard | |
56 | c1713132 | balrog | typedef void ARMWriteCPFunc(void *opaque, int cp_info, |
57 | c1713132 | balrog | int srcreg, int operand, uint32_t value); |
58 | c1713132 | balrog | typedef uint32_t ARMReadCPFunc(void *opaque, int cp_info, |
59 | c1713132 | balrog | int dstreg, int operand); |
60 | c1713132 | balrog | |
61 | f93eb9ff | balrog | struct arm_boot_info;
|
62 | f93eb9ff | balrog | |
63 | 6ebbf390 | j_mayer | #define NB_MMU_MODES 2 |
64 | 6ebbf390 | j_mayer | |
65 | b7bcbe95 | bellard | /* We currently assume float and double are IEEE single and double
|
66 | b7bcbe95 | bellard | precision respectively.
|
67 | b7bcbe95 | bellard | Doing runtime conversions is tricky because VFP registers may contain
|
68 | b7bcbe95 | bellard | integer values (eg. as the result of a FTOSI instruction).
|
69 | 8e96005d | bellard | s<2n> maps to the least significant half of d<n>
|
70 | 8e96005d | bellard | s<2n+1> maps to the most significant half of d<n>
|
71 | 8e96005d | bellard | */
|
72 | b7bcbe95 | bellard | |
73 | 2c0262af | bellard | typedef struct CPUARMState { |
74 | b5ff1b31 | bellard | /* Regs for current mode. */
|
75 | 2c0262af | bellard | uint32_t regs[16];
|
76 | b5ff1b31 | bellard | /* Frequently accessed CPSR bits are stored separately for efficiently.
|
77 | d37aca66 | pbrook | This contains all the other bits. Use cpsr_{read,write} to access
|
78 | b5ff1b31 | bellard | the whole CPSR. */
|
79 | b5ff1b31 | bellard | uint32_t uncached_cpsr; |
80 | b5ff1b31 | bellard | uint32_t spsr; |
81 | b5ff1b31 | bellard | |
82 | b5ff1b31 | bellard | /* Banked registers. */
|
83 | b5ff1b31 | bellard | uint32_t banked_spsr[6];
|
84 | b5ff1b31 | bellard | uint32_t banked_r13[6];
|
85 | b5ff1b31 | bellard | uint32_t banked_r14[6];
|
86 | 3b46e624 | ths | |
87 | b5ff1b31 | bellard | /* These hold r8-r12. */
|
88 | b5ff1b31 | bellard | uint32_t usr_regs[5];
|
89 | b5ff1b31 | bellard | uint32_t fiq_regs[5];
|
90 | 3b46e624 | ths | |
91 | 2c0262af | bellard | /* cpsr flag cache for faster execution */
|
92 | 2c0262af | bellard | uint32_t CF; /* 0 or 1 */
|
93 | 2c0262af | bellard | uint32_t VF; /* V is the bit 31. All other bits are undefined */
|
94 | 6fbe23d5 | pbrook | uint32_t NF; /* N is bit 31. All other bits are undefined. */
|
95 | 6fbe23d5 | pbrook | uint32_t ZF; /* Z set if zero. */
|
96 | 99c475ab | bellard | uint32_t QF; /* 0 or 1 */
|
97 | 9ee6e8bb | pbrook | uint32_t GE; /* cpsr[19:16] */
|
98 | b26eefb6 | pbrook | uint32_t thumb; /* cpsr[5]. 0 = arm mode, 1 = thumb mode. */
|
99 | 9ee6e8bb | pbrook | uint32_t condexec_bits; /* IT bits. cpsr[15:10,26:25]. */
|
100 | 2c0262af | bellard | |
101 | b5ff1b31 | bellard | /* System control coprocessor (cp15) */
|
102 | b5ff1b31 | bellard | struct {
|
103 | 40f137e1 | pbrook | uint32_t c0_cpuid; |
104 | c1713132 | balrog | uint32_t c0_cachetype; |
105 | a49ea279 | pbrook | uint32_t c0_ccsid[16]; /* Cache size. */ |
106 | a49ea279 | pbrook | uint32_t c0_clid; /* Cache level. */
|
107 | a49ea279 | pbrook | uint32_t c0_cssel; /* Cache size selection. */
|
108 | 9ee6e8bb | pbrook | uint32_t c0_c1[8]; /* Feature registers. */ |
109 | 9ee6e8bb | pbrook | uint32_t c0_c2[8]; /* Instruction set registers. */ |
110 | b5ff1b31 | bellard | uint32_t c1_sys; /* System control register. */
|
111 | b5ff1b31 | bellard | uint32_t c1_coproc; /* Coprocessor access register. */
|
112 | 610c3c8a | balrog | uint32_t c1_xscaleauxcr; /* XScale auxiliary control register. */
|
113 | 9ee6e8bb | pbrook | uint32_t c2_base0; /* MMU translation table base 0. */
|
114 | 9ee6e8bb | pbrook | uint32_t c2_base1; /* MMU translation table base 1. */
|
115 | b2fa1797 | pbrook | uint32_t c2_control; /* MMU translation table base control. */
|
116 | b2fa1797 | pbrook | uint32_t c2_mask; /* MMU translation table base selection mask. */
|
117 | b2fa1797 | pbrook | uint32_t c2_base_mask; /* MMU translation table base 0 mask. */
|
118 | ce819861 | pbrook | uint32_t c2_data; /* MPU data cachable bits. */
|
119 | ce819861 | pbrook | uint32_t c2_insn; /* MPU instruction cachable bits. */
|
120 | ce819861 | pbrook | uint32_t c3; /* MMU domain access control register
|
121 | ce819861 | pbrook | MPU write buffer control. */
|
122 | b5ff1b31 | bellard | uint32_t c5_insn; /* Fault status registers. */
|
123 | b5ff1b31 | bellard | uint32_t c5_data; |
124 | ce819861 | pbrook | uint32_t c6_region[8]; /* MPU base/size registers. */ |
125 | b5ff1b31 | bellard | uint32_t c6_insn; /* Fault address registers. */
|
126 | b5ff1b31 | bellard | uint32_t c6_data; |
127 | b5ff1b31 | bellard | uint32_t c9_insn; /* Cache lockdown registers. */
|
128 | b5ff1b31 | bellard | uint32_t c9_data; |
129 | b5ff1b31 | bellard | uint32_t c13_fcse; /* FCSE PID. */
|
130 | b5ff1b31 | bellard | uint32_t c13_context; /* Context ID. */
|
131 | 9ee6e8bb | pbrook | uint32_t c13_tls1; /* User RW Thread register. */
|
132 | 9ee6e8bb | pbrook | uint32_t c13_tls2; /* User RO Thread register. */
|
133 | 9ee6e8bb | pbrook | uint32_t c13_tls3; /* Privileged Thread register. */
|
134 | c1713132 | balrog | uint32_t c15_cpar; /* XScale Coprocessor Access Register */
|
135 | c3d2689d | balrog | uint32_t c15_ticonfig; /* TI925T configuration byte. */
|
136 | c3d2689d | balrog | uint32_t c15_i_max; /* Maximum D-cache dirty line index. */
|
137 | c3d2689d | balrog | uint32_t c15_i_min; /* Minimum D-cache dirty line index. */
|
138 | c3d2689d | balrog | uint32_t c15_threadid; /* TI debugger thread-ID. */
|
139 | b5ff1b31 | bellard | } cp15; |
140 | 40f137e1 | pbrook | |
141 | 9ee6e8bb | pbrook | struct {
|
142 | 9ee6e8bb | pbrook | uint32_t other_sp; |
143 | 9ee6e8bb | pbrook | uint32_t vecbase; |
144 | 9ee6e8bb | pbrook | uint32_t basepri; |
145 | 9ee6e8bb | pbrook | uint32_t control; |
146 | 9ee6e8bb | pbrook | int current_sp;
|
147 | 9ee6e8bb | pbrook | int exception;
|
148 | 9ee6e8bb | pbrook | int pending_exception;
|
149 | 9ee6e8bb | pbrook | void *nvic;
|
150 | 9ee6e8bb | pbrook | } v7m; |
151 | 9ee6e8bb | pbrook | |
152 | c1713132 | balrog | /* Coprocessor IO used by peripherals */
|
153 | c1713132 | balrog | struct {
|
154 | c1713132 | balrog | ARMReadCPFunc *cp_read; |
155 | c1713132 | balrog | ARMWriteCPFunc *cp_write; |
156 | c1713132 | balrog | void *opaque;
|
157 | c1713132 | balrog | } cp[15];
|
158 | c1713132 | balrog | |
159 | fe1479c3 | pbrook | /* Thumb-2 EE state. */
|
160 | fe1479c3 | pbrook | uint32_t teecr; |
161 | fe1479c3 | pbrook | uint32_t teehbr; |
162 | fe1479c3 | pbrook | |
163 | 40f137e1 | pbrook | /* Internal CPU feature flags. */
|
164 | 40f137e1 | pbrook | uint32_t features; |
165 | 40f137e1 | pbrook | |
166 | 9ee6e8bb | pbrook | /* Callback for vectored interrupt controller. */
|
167 | 9ee6e8bb | pbrook | int (*get_irq_vector)(struct CPUARMState *); |
168 | 9ee6e8bb | pbrook | void *irq_opaque;
|
169 | 9ee6e8bb | pbrook | |
170 | b7bcbe95 | bellard | /* VFP coprocessor state. */
|
171 | b7bcbe95 | bellard | struct {
|
172 | 9ee6e8bb | pbrook | float64 regs[32];
|
173 | b7bcbe95 | bellard | |
174 | 40f137e1 | pbrook | uint32_t xregs[16];
|
175 | b7bcbe95 | bellard | /* We store these fpcsr fields separately for convenience. */
|
176 | b7bcbe95 | bellard | int vec_len;
|
177 | b7bcbe95 | bellard | int vec_stride;
|
178 | b7bcbe95 | bellard | |
179 | 9ee6e8bb | pbrook | /* scratch space when Tn are not sufficient. */
|
180 | 9ee6e8bb | pbrook | uint32_t scratch[8];
|
181 | 3b46e624 | ths | |
182 | 53cd6637 | bellard | float_status fp_status; |
183 | b7bcbe95 | bellard | } vfp; |
184 | 426f5abc | Paul Brook | uint32_t exclusive_addr; |
185 | 426f5abc | Paul Brook | uint32_t exclusive_val; |
186 | 426f5abc | Paul Brook | uint32_t exclusive_high; |
187 | 9ee6e8bb | pbrook | #if defined(CONFIG_USER_ONLY)
|
188 | 426f5abc | Paul Brook | uint32_t exclusive_test; |
189 | 426f5abc | Paul Brook | uint32_t exclusive_info; |
190 | 9ee6e8bb | pbrook | #endif
|
191 | b7bcbe95 | bellard | |
192 | 18c9b560 | balrog | /* iwMMXt coprocessor state. */
|
193 | 18c9b560 | balrog | struct {
|
194 | 18c9b560 | balrog | uint64_t regs[16];
|
195 | 18c9b560 | balrog | uint64_t val; |
196 | 18c9b560 | balrog | |
197 | 18c9b560 | balrog | uint32_t cregs[16];
|
198 | 18c9b560 | balrog | } iwmmxt; |
199 | 18c9b560 | balrog | |
200 | ce4defa0 | pbrook | #if defined(CONFIG_USER_ONLY)
|
201 | ce4defa0 | pbrook | /* For usermode syscall translation. */
|
202 | ce4defa0 | pbrook | int eabi;
|
203 | ce4defa0 | pbrook | #endif
|
204 | ce4defa0 | pbrook | |
205 | a316d335 | bellard | CPU_COMMON |
206 | a316d335 | bellard | |
207 | 9d551997 | balrog | /* These fields after the common ones so they are preserved on reset. */
|
208 | f93eb9ff | balrog | struct arm_boot_info *boot_info;
|
209 | 2c0262af | bellard | } CPUARMState; |
210 | 2c0262af | bellard | |
211 | aaed909a | bellard | CPUARMState *cpu_arm_init(const char *cpu_model); |
212 | b26eefb6 | pbrook | void arm_translate_init(void); |
213 | 2c0262af | bellard | int cpu_arm_exec(CPUARMState *s);
|
214 | 2c0262af | bellard | void cpu_arm_close(CPUARMState *s);
|
215 | b5ff1b31 | bellard | void do_interrupt(CPUARMState *);
|
216 | b5ff1b31 | bellard | void switch_mode(CPUARMState *, int); |
217 | 9ee6e8bb | pbrook | uint32_t do_arm_semihosting(CPUARMState *env); |
218 | b5ff1b31 | bellard | |
219 | 2c0262af | bellard | /* you can call this signal handler from your SIGBUS and SIGSEGV
|
220 | 2c0262af | bellard | signal handlers to inform the virtual CPU of exceptions. non zero
|
221 | 2c0262af | bellard | is returned if the signal was handled by the virtual CPU. */
|
222 | 5fafdf24 | ths | int cpu_arm_signal_handler(int host_signum, void *pinfo, |
223 | 2c0262af | bellard | void *puc);
|
224 | 84a031c6 | aurel32 | int cpu_arm_handle_mmu_fault (CPUARMState *env, target_ulong address, int rw, |
225 | 84a031c6 | aurel32 | int mmu_idx, int is_softmuu); |
226 | 0b5c1ce8 | Nathan Froyd | #define cpu_handle_mmu_fault cpu_arm_handle_mmu_fault
|
227 | 2c0262af | bellard | |
228 | 9ee6e8bb | pbrook | void cpu_lock(void); |
229 | 9ee6e8bb | pbrook | void cpu_unlock(void); |
230 | fbb4a2e3 | pbrook | static inline void cpu_set_tls(CPUARMState *env, target_ulong newtls) |
231 | fbb4a2e3 | pbrook | { |
232 | fbb4a2e3 | pbrook | env->cp15.c13_tls2 = newtls; |
233 | fbb4a2e3 | pbrook | } |
234 | 9ee6e8bb | pbrook | |
235 | b5ff1b31 | bellard | #define CPSR_M (0x1f) |
236 | b5ff1b31 | bellard | #define CPSR_T (1 << 5) |
237 | b5ff1b31 | bellard | #define CPSR_F (1 << 6) |
238 | b5ff1b31 | bellard | #define CPSR_I (1 << 7) |
239 | b5ff1b31 | bellard | #define CPSR_A (1 << 8) |
240 | b5ff1b31 | bellard | #define CPSR_E (1 << 9) |
241 | b5ff1b31 | bellard | #define CPSR_IT_2_7 (0xfc00) |
242 | 9ee6e8bb | pbrook | #define CPSR_GE (0xf << 16) |
243 | 9ee6e8bb | pbrook | #define CPSR_RESERVED (0xf << 20) |
244 | b5ff1b31 | bellard | #define CPSR_J (1 << 24) |
245 | b5ff1b31 | bellard | #define CPSR_IT_0_1 (3 << 25) |
246 | b5ff1b31 | bellard | #define CPSR_Q (1 << 27) |
247 | 9ee6e8bb | pbrook | #define CPSR_V (1 << 28) |
248 | 9ee6e8bb | pbrook | #define CPSR_C (1 << 29) |
249 | 9ee6e8bb | pbrook | #define CPSR_Z (1 << 30) |
250 | 9ee6e8bb | pbrook | #define CPSR_N (1 << 31) |
251 | 9ee6e8bb | pbrook | #define CPSR_NZCV (CPSR_N | CPSR_Z | CPSR_C | CPSR_V)
|
252 | 9ee6e8bb | pbrook | |
253 | 9ee6e8bb | pbrook | #define CPSR_IT (CPSR_IT_0_1 | CPSR_IT_2_7)
|
254 | 9ee6e8bb | pbrook | #define CACHED_CPSR_BITS (CPSR_T | CPSR_GE | CPSR_IT | CPSR_Q | CPSR_NZCV)
|
255 | 9ee6e8bb | pbrook | /* Bits writable in user mode. */
|
256 | 9ee6e8bb | pbrook | #define CPSR_USER (CPSR_NZCV | CPSR_Q | CPSR_GE)
|
257 | 9ee6e8bb | pbrook | /* Execution state bits. MRS read as zero, MSR writes ignored. */
|
258 | 9ee6e8bb | pbrook | #define CPSR_EXEC (CPSR_T | CPSR_IT | CPSR_J)
|
259 | b5ff1b31 | bellard | |
260 | b5ff1b31 | bellard | /* Return the current CPSR value. */
|
261 | 2f4a40e5 | balrog | uint32_t cpsr_read(CPUARMState *env); |
262 | 2f4a40e5 | balrog | /* Set the CPSR. Note that some bits of mask must be all-set or all-clear. */
|
263 | 2f4a40e5 | balrog | void cpsr_write(CPUARMState *env, uint32_t val, uint32_t mask);
|
264 | 9ee6e8bb | pbrook | |
265 | 9ee6e8bb | pbrook | /* Return the current xPSR value. */
|
266 | 9ee6e8bb | pbrook | static inline uint32_t xpsr_read(CPUARMState *env) |
267 | 9ee6e8bb | pbrook | { |
268 | 9ee6e8bb | pbrook | int ZF;
|
269 | 6fbe23d5 | pbrook | ZF = (env->ZF == 0);
|
270 | 6fbe23d5 | pbrook | return (env->NF & 0x80000000) | (ZF << 30) |
271 | 9ee6e8bb | pbrook | | (env->CF << 29) | ((env->VF & 0x80000000) >> 3) | (env->QF << 27) |
272 | 9ee6e8bb | pbrook | | (env->thumb << 24) | ((env->condexec_bits & 3) << 25) |
273 | 9ee6e8bb | pbrook | | ((env->condexec_bits & 0xfc) << 8) |
274 | 9ee6e8bb | pbrook | | env->v7m.exception; |
275 | b5ff1b31 | bellard | } |
276 | b5ff1b31 | bellard | |
277 | 9ee6e8bb | pbrook | /* Set the xPSR. Note that some bits of mask must be all-set or all-clear. */
|
278 | 9ee6e8bb | pbrook | static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask) |
279 | 9ee6e8bb | pbrook | { |
280 | 9ee6e8bb | pbrook | if (mask & CPSR_NZCV) {
|
281 | 6fbe23d5 | pbrook | env->ZF = (~val) & CPSR_Z; |
282 | 6fbe23d5 | pbrook | env->NF = val; |
283 | 9ee6e8bb | pbrook | env->CF = (val >> 29) & 1; |
284 | 9ee6e8bb | pbrook | env->VF = (val << 3) & 0x80000000; |
285 | 9ee6e8bb | pbrook | } |
286 | 9ee6e8bb | pbrook | if (mask & CPSR_Q)
|
287 | 9ee6e8bb | pbrook | env->QF = ((val & CPSR_Q) != 0);
|
288 | 9ee6e8bb | pbrook | if (mask & (1 << 24)) |
289 | 9ee6e8bb | pbrook | env->thumb = ((val & (1 << 24)) != 0); |
290 | 9ee6e8bb | pbrook | if (mask & CPSR_IT_0_1) {
|
291 | 9ee6e8bb | pbrook | env->condexec_bits &= ~3;
|
292 | 9ee6e8bb | pbrook | env->condexec_bits |= (val >> 25) & 3; |
293 | 9ee6e8bb | pbrook | } |
294 | 9ee6e8bb | pbrook | if (mask & CPSR_IT_2_7) {
|
295 | 9ee6e8bb | pbrook | env->condexec_bits &= 3;
|
296 | 9ee6e8bb | pbrook | env->condexec_bits |= (val >> 8) & 0xfc; |
297 | 9ee6e8bb | pbrook | } |
298 | 9ee6e8bb | pbrook | if (mask & 0x1ff) { |
299 | 9ee6e8bb | pbrook | env->v7m.exception = val & 0x1ff;
|
300 | 9ee6e8bb | pbrook | } |
301 | 9ee6e8bb | pbrook | } |
302 | 9ee6e8bb | pbrook | |
303 | b5ff1b31 | bellard | enum arm_cpu_mode {
|
304 | b5ff1b31 | bellard | ARM_CPU_MODE_USR = 0x10,
|
305 | b5ff1b31 | bellard | ARM_CPU_MODE_FIQ = 0x11,
|
306 | b5ff1b31 | bellard | ARM_CPU_MODE_IRQ = 0x12,
|
307 | b5ff1b31 | bellard | ARM_CPU_MODE_SVC = 0x13,
|
308 | b5ff1b31 | bellard | ARM_CPU_MODE_ABT = 0x17,
|
309 | b5ff1b31 | bellard | ARM_CPU_MODE_UND = 0x1b,
|
310 | b5ff1b31 | bellard | ARM_CPU_MODE_SYS = 0x1f
|
311 | b5ff1b31 | bellard | }; |
312 | b5ff1b31 | bellard | |
313 | 40f137e1 | pbrook | /* VFP system registers. */
|
314 | 40f137e1 | pbrook | #define ARM_VFP_FPSID 0 |
315 | 40f137e1 | pbrook | #define ARM_VFP_FPSCR 1 |
316 | 9ee6e8bb | pbrook | #define ARM_VFP_MVFR1 6 |
317 | 9ee6e8bb | pbrook | #define ARM_VFP_MVFR0 7 |
318 | 40f137e1 | pbrook | #define ARM_VFP_FPEXC 8 |
319 | 40f137e1 | pbrook | #define ARM_VFP_FPINST 9 |
320 | 40f137e1 | pbrook | #define ARM_VFP_FPINST2 10 |
321 | 40f137e1 | pbrook | |
322 | 18c9b560 | balrog | /* iwMMXt coprocessor control registers. */
|
323 | 18c9b560 | balrog | #define ARM_IWMMXT_wCID 0 |
324 | 18c9b560 | balrog | #define ARM_IWMMXT_wCon 1 |
325 | 18c9b560 | balrog | #define ARM_IWMMXT_wCSSF 2 |
326 | 18c9b560 | balrog | #define ARM_IWMMXT_wCASF 3 |
327 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR0 8 |
328 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR1 9 |
329 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR2 10 |
330 | 18c9b560 | balrog | #define ARM_IWMMXT_wCGR3 11 |
331 | 18c9b560 | balrog | |
332 | 40f137e1 | pbrook | enum arm_features {
|
333 | 40f137e1 | pbrook | ARM_FEATURE_VFP, |
334 | c1713132 | balrog | ARM_FEATURE_AUXCR, /* ARM1026 Auxiliary control register. */
|
335 | c1713132 | balrog | ARM_FEATURE_XSCALE, /* Intel XScale extensions. */
|
336 | ce819861 | pbrook | ARM_FEATURE_IWMMXT, /* Intel iwMMXt extension. */
|
337 | 9ee6e8bb | pbrook | ARM_FEATURE_V6, |
338 | 9ee6e8bb | pbrook | ARM_FEATURE_V6K, |
339 | 9ee6e8bb | pbrook | ARM_FEATURE_V7, |
340 | 9ee6e8bb | pbrook | ARM_FEATURE_THUMB2, |
341 | c3d2689d | balrog | ARM_FEATURE_MPU, /* Only has Memory Protection Unit, not full MMU. */
|
342 | 9ee6e8bb | pbrook | ARM_FEATURE_VFP3, |
343 | 60011498 | Paul Brook | ARM_FEATURE_VFP_FP16, |
344 | 9ee6e8bb | pbrook | ARM_FEATURE_NEON, |
345 | 9ee6e8bb | pbrook | ARM_FEATURE_DIV, |
346 | 9ee6e8bb | pbrook | ARM_FEATURE_M, /* Microcontroller profile. */
|
347 | fe1479c3 | pbrook | ARM_FEATURE_OMAPCP, /* OMAP specific CP15 ops handling. */
|
348 | fe1479c3 | pbrook | ARM_FEATURE_THUMB2EE |
349 | 40f137e1 | pbrook | }; |
350 | 40f137e1 | pbrook | |
351 | 40f137e1 | pbrook | static inline int arm_feature(CPUARMState *env, int feature) |
352 | 40f137e1 | pbrook | { |
353 | 40f137e1 | pbrook | return (env->features & (1u << feature)) != 0; |
354 | 40f137e1 | pbrook | } |
355 | 40f137e1 | pbrook | |
356 | c732abe2 | j_mayer | void arm_cpu_list(FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, ...)); |
357 | 40f137e1 | pbrook | |
358 | 9ee6e8bb | pbrook | /* Interface between CPU and Interrupt controller. */
|
359 | 9ee6e8bb | pbrook | void armv7m_nvic_set_pending(void *opaque, int irq); |
360 | 9ee6e8bb | pbrook | int armv7m_nvic_acknowledge_irq(void *opaque); |
361 | 9ee6e8bb | pbrook | void armv7m_nvic_complete_irq(void *opaque, int irq); |
362 | 9ee6e8bb | pbrook | |
363 | c1713132 | balrog | void cpu_arm_set_cp_io(CPUARMState *env, int cpnum, |
364 | c1713132 | balrog | ARMReadCPFunc *cp_read, ARMWriteCPFunc *cp_write, |
365 | c1713132 | balrog | void *opaque);
|
366 | c1713132 | balrog | |
367 | 9ee6e8bb | pbrook | /* Does the core conform to the the "MicroController" profile. e.g. Cortex-M3.
|
368 | 9ee6e8bb | pbrook | Note the M in older cores (eg. ARM7TDMI) stands for Multiply. These are
|
369 | 9ee6e8bb | pbrook | conventional cores (ie. Application or Realtime profile). */
|
370 | 9ee6e8bb | pbrook | |
371 | 9ee6e8bb | pbrook | #define IS_M(env) arm_feature(env, ARM_FEATURE_M)
|
372 | 9ee6e8bb | pbrook | #define ARM_CPUID(env) (env->cp15.c0_cpuid)
|
373 | 9ee6e8bb | pbrook | |
374 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM1026 0x4106a262 |
375 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM926 0x41069265 |
376 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM946 0x41059461 |
377 | 9ee6e8bb | pbrook | #define ARM_CPUID_TI915T 0x54029152 |
378 | 9ee6e8bb | pbrook | #define ARM_CPUID_TI925T 0x54029252 |
379 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA250 0x69052100 |
380 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA255 0x69052d00 |
381 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA260 0x69052903 |
382 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA261 0x69052d05 |
383 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA262 0x69052d06 |
384 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270 0x69054110 |
385 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_A0 0x69054110 |
386 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_A1 0x69054111 |
387 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_B0 0x69054112 |
388 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_B1 0x69054113 |
389 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_C0 0x69054114 |
390 | 9ee6e8bb | pbrook | #define ARM_CPUID_PXA270_C5 0x69054117 |
391 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM1136 0x4117b363 |
392 | 827df9f3 | balrog | #define ARM_CPUID_ARM1136_R2 0x4107b362 |
393 | 9ee6e8bb | pbrook | #define ARM_CPUID_ARM11MPCORE 0x410fb022 |
394 | 9ee6e8bb | pbrook | #define ARM_CPUID_CORTEXA8 0x410fc080 |
395 | 10055562 | Paul Brook | #define ARM_CPUID_CORTEXA9 0x410fc090 |
396 | 9ee6e8bb | pbrook | #define ARM_CPUID_CORTEXM3 0x410fc231 |
397 | 9ee6e8bb | pbrook | #define ARM_CPUID_ANY 0xffffffff |
398 | 40f137e1 | pbrook | |
399 | b5ff1b31 | bellard | #if defined(CONFIG_USER_ONLY)
|
400 | 2c0262af | bellard | #define TARGET_PAGE_BITS 12 |
401 | b5ff1b31 | bellard | #else
|
402 | b5ff1b31 | bellard | /* The ARM MMU allows 1k pages. */
|
403 | b5ff1b31 | bellard | /* ??? Linux doesn't actually use these, and they're deprecated in recent
|
404 | 82d17978 | balrog | architecture revisions. Maybe a configure option to disable them. */
|
405 | b5ff1b31 | bellard | #define TARGET_PAGE_BITS 10 |
406 | b5ff1b31 | bellard | #endif
|
407 | 9467d44c | ths | |
408 | 52705890 | Richard Henderson | #define TARGET_PHYS_ADDR_SPACE_BITS 32 |
409 | 52705890 | Richard Henderson | #define TARGET_VIRT_ADDR_SPACE_BITS 32 |
410 | 52705890 | Richard Henderson | |
411 | 9467d44c | ths | #define cpu_init cpu_arm_init
|
412 | 9467d44c | ths | #define cpu_exec cpu_arm_exec
|
413 | 9467d44c | ths | #define cpu_gen_code cpu_arm_gen_code
|
414 | 9467d44c | ths | #define cpu_signal_handler cpu_arm_signal_handler
|
415 | c732abe2 | j_mayer | #define cpu_list arm_cpu_list
|
416 | 9467d44c | ths | |
417 | ffe47d33 | Paul Brook | #define CPU_SAVE_VERSION 2 |
418 | 9ee6e8bb | pbrook | |
419 | 6ebbf390 | j_mayer | /* MMU modes definitions */
|
420 | 6ebbf390 | j_mayer | #define MMU_MODE0_SUFFIX _kernel
|
421 | 6ebbf390 | j_mayer | #define MMU_MODE1_SUFFIX _user
|
422 | 6ebbf390 | j_mayer | #define MMU_USER_IDX 1 |
423 | 6ebbf390 | j_mayer | static inline int cpu_mmu_index (CPUState *env) |
424 | 6ebbf390 | j_mayer | { |
425 | 6ebbf390 | j_mayer | return (env->uncached_cpsr & CPSR_M) == ARM_CPU_MODE_USR ? 1 : 0; |
426 | 6ebbf390 | j_mayer | } |
427 | 6ebbf390 | j_mayer | |
428 | 6e68e076 | pbrook | #if defined(CONFIG_USER_ONLY)
|
429 | 6e68e076 | pbrook | static inline void cpu_clone_regs(CPUState *env, target_ulong newsp) |
430 | 6e68e076 | pbrook | { |
431 | f8ed7070 | pbrook | if (newsp)
|
432 | 6e68e076 | pbrook | env->regs[13] = newsp;
|
433 | 6e68e076 | pbrook | env->regs[0] = 0; |
434 | 6e68e076 | pbrook | } |
435 | 6e68e076 | pbrook | #endif
|
436 | 6e68e076 | pbrook | |
437 | 2c0262af | bellard | #include "cpu-all.h" |
438 | 622ed360 | aliguori | #include "exec-all.h" |
439 | 622ed360 | aliguori | |
440 | 622ed360 | aliguori | static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb) |
441 | 622ed360 | aliguori | { |
442 | 622ed360 | aliguori | env->regs[15] = tb->pc;
|
443 | 622ed360 | aliguori | } |
444 | 2c0262af | bellard | |
445 | 6b917547 | aliguori | static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc, |
446 | 6b917547 | aliguori | target_ulong *cs_base, int *flags)
|
447 | 6b917547 | aliguori | { |
448 | 6b917547 | aliguori | *pc = env->regs[15];
|
449 | 6b917547 | aliguori | *cs_base = 0;
|
450 | 6b917547 | aliguori | *flags = env->thumb | (env->vfp.vec_len << 1)
|
451 | 6b917547 | aliguori | | (env->vfp.vec_stride << 4) | (env->condexec_bits << 8); |
452 | 6b917547 | aliguori | if ((env->uncached_cpsr & CPSR_M) != ARM_CPU_MODE_USR)
|
453 | 6b917547 | aliguori | *flags |= (1 << 6); |
454 | 6b917547 | aliguori | if (env->vfp.xregs[ARM_VFP_FPEXC] & (1 << 30)) |
455 | 6b917547 | aliguori | *flags |= (1 << 7); |
456 | 6b917547 | aliguori | } |
457 | 6b917547 | aliguori | |
458 | 2c0262af | bellard | #endif |