root / hw / iommu.c @ 6f15b608
History | View | Annotate | Download (8.5 kB)
1 | 420557e8 | bellard | /*
|
---|---|---|---|
2 | 420557e8 | bellard | * QEMU SPARC iommu emulation
|
3 | 420557e8 | bellard | *
|
4 | 66321a11 | bellard | * Copyright (c) 2003-2005 Fabrice Bellard
|
5 | 420557e8 | bellard | *
|
6 | 420557e8 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 420557e8 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | 420557e8 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | 420557e8 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 420557e8 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | 420557e8 | bellard | * furnished to do so, subject to the following conditions:
|
12 | 420557e8 | bellard | *
|
13 | 420557e8 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | 420557e8 | bellard | * all copies or substantial portions of the Software.
|
15 | 420557e8 | bellard | *
|
16 | 420557e8 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 420557e8 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 420557e8 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 420557e8 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 420557e8 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 420557e8 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 420557e8 | bellard | * THE SOFTWARE.
|
23 | 420557e8 | bellard | */
|
24 | 420557e8 | bellard | #include "vl.h" |
25 | 420557e8 | bellard | |
26 | 420557e8 | bellard | /* debug iommu */
|
27 | 420557e8 | bellard | //#define DEBUG_IOMMU
|
28 | 420557e8 | bellard | |
29 | 66321a11 | bellard | #ifdef DEBUG_IOMMU
|
30 | 66321a11 | bellard | #define DPRINTF(fmt, args...) \
|
31 | 66321a11 | bellard | do { printf("IOMMU: " fmt , ##args); } while (0) |
32 | 66321a11 | bellard | #else
|
33 | 66321a11 | bellard | #define DPRINTF(fmt, args...)
|
34 | 66321a11 | bellard | #endif
|
35 | 420557e8 | bellard | |
36 | 4e3b1ea1 | bellard | #define IOMMU_NREGS (3*4096/4) |
37 | 4e3b1ea1 | bellard | #define IOMMU_CTRL (0x0000 >> 2) |
38 | 420557e8 | bellard | #define IOMMU_CTRL_IMPL 0xf0000000 /* Implementation */ |
39 | 420557e8 | bellard | #define IOMMU_CTRL_VERS 0x0f000000 /* Version */ |
40 | 4e3b1ea1 | bellard | #define IOMMU_VERSION 0x04000000 |
41 | 420557e8 | bellard | #define IOMMU_CTRL_RNGE 0x0000001c /* Mapping RANGE */ |
42 | 420557e8 | bellard | #define IOMMU_RNGE_16MB 0x00000000 /* 0xff000000 -> 0xffffffff */ |
43 | 420557e8 | bellard | #define IOMMU_RNGE_32MB 0x00000004 /* 0xfe000000 -> 0xffffffff */ |
44 | 420557e8 | bellard | #define IOMMU_RNGE_64MB 0x00000008 /* 0xfc000000 -> 0xffffffff */ |
45 | 420557e8 | bellard | #define IOMMU_RNGE_128MB 0x0000000c /* 0xf8000000 -> 0xffffffff */ |
46 | 420557e8 | bellard | #define IOMMU_RNGE_256MB 0x00000010 /* 0xf0000000 -> 0xffffffff */ |
47 | 420557e8 | bellard | #define IOMMU_RNGE_512MB 0x00000014 /* 0xe0000000 -> 0xffffffff */ |
48 | 420557e8 | bellard | #define IOMMU_RNGE_1GB 0x00000018 /* 0xc0000000 -> 0xffffffff */ |
49 | 420557e8 | bellard | #define IOMMU_RNGE_2GB 0x0000001c /* 0x80000000 -> 0xffffffff */ |
50 | 420557e8 | bellard | #define IOMMU_CTRL_ENAB 0x00000001 /* IOMMU Enable */ |
51 | 4e3b1ea1 | bellard | #define IOMMU_CTRL_MASK 0x0000001d |
52 | 4e3b1ea1 | bellard | |
53 | 4e3b1ea1 | bellard | #define IOMMU_BASE (0x0004 >> 2) |
54 | 4e3b1ea1 | bellard | #define IOMMU_BASE_MASK 0x07fffc00 |
55 | 4e3b1ea1 | bellard | |
56 | 4e3b1ea1 | bellard | #define IOMMU_TLBFLUSH (0x0014 >> 2) |
57 | 4e3b1ea1 | bellard | #define IOMMU_TLBFLUSH_MASK 0xffffffff |
58 | 4e3b1ea1 | bellard | |
59 | 4e3b1ea1 | bellard | #define IOMMU_PGFLUSH (0x0018 >> 2) |
60 | 4e3b1ea1 | bellard | #define IOMMU_PGFLUSH_MASK 0xffffffff |
61 | 4e3b1ea1 | bellard | |
62 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG0 (0x1010 >> 2) /* SBUS configration per-slot */ |
63 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG1 (0x1014 >> 2) /* SBUS configration per-slot */ |
64 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG2 (0x1018 >> 2) /* SBUS configration per-slot */ |
65 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG3 (0x101c >> 2) /* SBUS configration per-slot */ |
66 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG_SAB30 0x00010000 /* Phys-address bit 30 when bypass enabled */ |
67 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG_BA16 0x00000004 /* Slave supports 16 byte bursts */ |
68 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG_BA8 0x00000002 /* Slave supports 8 byte bursts */ |
69 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG_BYPASS 0x00000001 /* Bypass IOMMU, treat all addresses |
70 | 4e3b1ea1 | bellard | produced by this device as pure
|
71 | 4e3b1ea1 | bellard | physical. */
|
72 | 4e3b1ea1 | bellard | #define IOMMU_SBCFG_MASK 0x00010003 |
73 | 4e3b1ea1 | bellard | |
74 | 4e3b1ea1 | bellard | #define IOMMU_ARBEN (0x2000 >> 2) /* SBUS arbitration enable */ |
75 | 4e3b1ea1 | bellard | #define IOMMU_ARBEN_MASK 0x001f0000 |
76 | 4e3b1ea1 | bellard | #define IOMMU_MID 0x00000008 |
77 | 420557e8 | bellard | |
78 | 420557e8 | bellard | /* The format of an iopte in the page tables */
|
79 | 420557e8 | bellard | #define IOPTE_PAGE 0x07ffff00 /* Physical page number (PA[30:12]) */ |
80 | 420557e8 | bellard | #define IOPTE_CACHE 0x00000080 /* Cached (in vme IOCACHE or Viking/MXCC) */ |
81 | 420557e8 | bellard | #define IOPTE_WRITE 0x00000004 /* Writeable */ |
82 | 420557e8 | bellard | #define IOPTE_VALID 0x00000002 /* IOPTE is valid */ |
83 | 420557e8 | bellard | #define IOPTE_WAZ 0x00000001 /* Write as zeros */ |
84 | 420557e8 | bellard | |
85 | 420557e8 | bellard | #define PAGE_SHIFT 12 |
86 | 420557e8 | bellard | #define PAGE_SIZE (1 << PAGE_SHIFT) |
87 | 420557e8 | bellard | #define PAGE_MASK (PAGE_SIZE - 1) |
88 | 420557e8 | bellard | |
89 | 420557e8 | bellard | typedef struct IOMMUState { |
90 | 8d5f07fa | bellard | uint32_t addr; |
91 | 66321a11 | bellard | uint32_t regs[IOMMU_NREGS]; |
92 | 8d5f07fa | bellard | uint32_t iostart; |
93 | 420557e8 | bellard | } IOMMUState; |
94 | 420557e8 | bellard | |
95 | 420557e8 | bellard | static uint32_t iommu_mem_readw(void *opaque, target_phys_addr_t addr) |
96 | 420557e8 | bellard | { |
97 | 420557e8 | bellard | IOMMUState *s = opaque; |
98 | 420557e8 | bellard | uint32_t saddr; |
99 | 420557e8 | bellard | |
100 | 8d5f07fa | bellard | saddr = (addr - s->addr) >> 2;
|
101 | 420557e8 | bellard | switch (saddr) {
|
102 | 420557e8 | bellard | default:
|
103 | 66321a11 | bellard | DPRINTF("read reg[%d] = %x\n", saddr, s->regs[saddr]);
|
104 | 420557e8 | bellard | return s->regs[saddr];
|
105 | 420557e8 | bellard | break;
|
106 | 420557e8 | bellard | } |
107 | 420557e8 | bellard | return 0; |
108 | 420557e8 | bellard | } |
109 | 420557e8 | bellard | |
110 | 420557e8 | bellard | static void iommu_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val) |
111 | 420557e8 | bellard | { |
112 | 420557e8 | bellard | IOMMUState *s = opaque; |
113 | 420557e8 | bellard | uint32_t saddr; |
114 | 420557e8 | bellard | |
115 | 8d5f07fa | bellard | saddr = (addr - s->addr) >> 2;
|
116 | 66321a11 | bellard | DPRINTF("write reg[%d] = %x\n", saddr, val);
|
117 | 420557e8 | bellard | switch (saddr) {
|
118 | 4e3b1ea1 | bellard | case IOMMU_CTRL:
|
119 | 8d5f07fa | bellard | switch (val & IOMMU_CTRL_RNGE) {
|
120 | 8d5f07fa | bellard | case IOMMU_RNGE_16MB:
|
121 | 8d5f07fa | bellard | s->iostart = 0xff000000;
|
122 | 8d5f07fa | bellard | break;
|
123 | 8d5f07fa | bellard | case IOMMU_RNGE_32MB:
|
124 | 8d5f07fa | bellard | s->iostart = 0xfe000000;
|
125 | 8d5f07fa | bellard | break;
|
126 | 8d5f07fa | bellard | case IOMMU_RNGE_64MB:
|
127 | 8d5f07fa | bellard | s->iostart = 0xfc000000;
|
128 | 8d5f07fa | bellard | break;
|
129 | 8d5f07fa | bellard | case IOMMU_RNGE_128MB:
|
130 | 8d5f07fa | bellard | s->iostart = 0xf8000000;
|
131 | 8d5f07fa | bellard | break;
|
132 | 8d5f07fa | bellard | case IOMMU_RNGE_256MB:
|
133 | 8d5f07fa | bellard | s->iostart = 0xf0000000;
|
134 | 8d5f07fa | bellard | break;
|
135 | 8d5f07fa | bellard | case IOMMU_RNGE_512MB:
|
136 | 8d5f07fa | bellard | s->iostart = 0xe0000000;
|
137 | 8d5f07fa | bellard | break;
|
138 | 8d5f07fa | bellard | case IOMMU_RNGE_1GB:
|
139 | 8d5f07fa | bellard | s->iostart = 0xc0000000;
|
140 | 8d5f07fa | bellard | break;
|
141 | 8d5f07fa | bellard | default:
|
142 | 8d5f07fa | bellard | case IOMMU_RNGE_2GB:
|
143 | 8d5f07fa | bellard | s->iostart = 0x80000000;
|
144 | 8d5f07fa | bellard | break;
|
145 | 8d5f07fa | bellard | } |
146 | 66321a11 | bellard | DPRINTF("iostart = %x\n", s->iostart);
|
147 | 4e3b1ea1 | bellard | s->regs[saddr] = ((val & IOMMU_CTRL_MASK) | IOMMU_VERSION); |
148 | 4e3b1ea1 | bellard | break;
|
149 | 4e3b1ea1 | bellard | case IOMMU_BASE:
|
150 | 4e3b1ea1 | bellard | s->regs[saddr] = val & IOMMU_BASE_MASK; |
151 | 4e3b1ea1 | bellard | break;
|
152 | 4e3b1ea1 | bellard | case IOMMU_TLBFLUSH:
|
153 | 4e3b1ea1 | bellard | DPRINTF("tlb flush %x\n", val);
|
154 | 4e3b1ea1 | bellard | s->regs[saddr] = val & IOMMU_TLBFLUSH_MASK; |
155 | 4e3b1ea1 | bellard | break;
|
156 | 4e3b1ea1 | bellard | case IOMMU_PGFLUSH:
|
157 | 4e3b1ea1 | bellard | DPRINTF("page flush %x\n", val);
|
158 | 4e3b1ea1 | bellard | s->regs[saddr] = val & IOMMU_PGFLUSH_MASK; |
159 | 4e3b1ea1 | bellard | break;
|
160 | 4e3b1ea1 | bellard | case IOMMU_SBCFG0:
|
161 | 4e3b1ea1 | bellard | case IOMMU_SBCFG1:
|
162 | 4e3b1ea1 | bellard | case IOMMU_SBCFG2:
|
163 | 4e3b1ea1 | bellard | case IOMMU_SBCFG3:
|
164 | 4e3b1ea1 | bellard | s->regs[saddr] = val & IOMMU_SBCFG_MASK; |
165 | 4e3b1ea1 | bellard | break;
|
166 | 4e3b1ea1 | bellard | case IOMMU_ARBEN:
|
167 | 4e3b1ea1 | bellard | // XXX implement SBus probing: fault when reading unmapped
|
168 | 4e3b1ea1 | bellard | // addresses, fault cause and address stored to MMU/IOMMU
|
169 | 4e3b1ea1 | bellard | s->regs[saddr] = (val & IOMMU_ARBEN_MASK) | IOMMU_MID; |
170 | 4e3b1ea1 | bellard | break;
|
171 | 420557e8 | bellard | default:
|
172 | 420557e8 | bellard | s->regs[saddr] = val; |
173 | 420557e8 | bellard | break;
|
174 | 420557e8 | bellard | } |
175 | 420557e8 | bellard | } |
176 | 420557e8 | bellard | |
177 | 420557e8 | bellard | static CPUReadMemoryFunc *iommu_mem_read[3] = { |
178 | 420557e8 | bellard | iommu_mem_readw, |
179 | 420557e8 | bellard | iommu_mem_readw, |
180 | 420557e8 | bellard | iommu_mem_readw, |
181 | 420557e8 | bellard | }; |
182 | 420557e8 | bellard | |
183 | 420557e8 | bellard | static CPUWriteMemoryFunc *iommu_mem_write[3] = { |
184 | 420557e8 | bellard | iommu_mem_writew, |
185 | 420557e8 | bellard | iommu_mem_writew, |
186 | 420557e8 | bellard | iommu_mem_writew, |
187 | 420557e8 | bellard | }; |
188 | 420557e8 | bellard | |
189 | a917d384 | pbrook | static uint32_t iommu_page_get_flags(IOMMUState *s, uint32_t addr)
|
190 | 420557e8 | bellard | { |
191 | a917d384 | pbrook | uint32_t iopte; |
192 | 420557e8 | bellard | |
193 | 66321a11 | bellard | iopte = s->regs[1] << 4; |
194 | 66321a11 | bellard | addr &= ~s->iostart; |
195 | 66321a11 | bellard | iopte += (addr >> (PAGE_SHIFT - 2)) & ~3; |
196 | a917d384 | pbrook | return ldl_phys(iopte);
|
197 | a917d384 | pbrook | } |
198 | a917d384 | pbrook | |
199 | a917d384 | pbrook | static uint32_t iommu_translate_pa(IOMMUState *s, uint32_t addr, uint32_t pa)
|
200 | a917d384 | pbrook | { |
201 | a917d384 | pbrook | uint32_t tmppte; |
202 | a917d384 | pbrook | |
203 | 66321a11 | bellard | tmppte = pa; |
204 | 66321a11 | bellard | pa = ((pa & IOPTE_PAGE) << 4) + (addr & PAGE_MASK);
|
205 | a917d384 | pbrook | DPRINTF("xlate dva %x => pa %x (iopte = %x)\n", addr, pa, tmppte);
|
206 | 66321a11 | bellard | return pa;
|
207 | 420557e8 | bellard | } |
208 | 420557e8 | bellard | |
209 | 67e999be | bellard | void sparc_iommu_memory_rw(void *opaque, target_phys_addr_t addr, |
210 | 67e999be | bellard | uint8_t *buf, int len, int is_write) |
211 | a917d384 | pbrook | { |
212 | a917d384 | pbrook | int l, flags;
|
213 | a917d384 | pbrook | target_ulong page, phys_addr; |
214 | a917d384 | pbrook | |
215 | a917d384 | pbrook | while (len > 0) { |
216 | a917d384 | pbrook | page = addr & TARGET_PAGE_MASK; |
217 | a917d384 | pbrook | l = (page + TARGET_PAGE_SIZE) - addr; |
218 | a917d384 | pbrook | if (l > len)
|
219 | a917d384 | pbrook | l = len; |
220 | a917d384 | pbrook | flags = iommu_page_get_flags(opaque, page); |
221 | a917d384 | pbrook | if (!(flags & IOPTE_VALID))
|
222 | a917d384 | pbrook | return;
|
223 | a917d384 | pbrook | phys_addr = iommu_translate_pa(opaque, addr, flags); |
224 | a917d384 | pbrook | if (is_write) {
|
225 | a917d384 | pbrook | if (!(flags & IOPTE_WRITE))
|
226 | a917d384 | pbrook | return;
|
227 | a917d384 | pbrook | cpu_physical_memory_write(phys_addr, buf, len); |
228 | a917d384 | pbrook | } else {
|
229 | a917d384 | pbrook | cpu_physical_memory_read(phys_addr, buf, len); |
230 | a917d384 | pbrook | } |
231 | a917d384 | pbrook | len -= l; |
232 | a917d384 | pbrook | buf += l; |
233 | a917d384 | pbrook | addr += l; |
234 | a917d384 | pbrook | } |
235 | a917d384 | pbrook | } |
236 | a917d384 | pbrook | |
237 | e80cfcfc | bellard | static void iommu_save(QEMUFile *f, void *opaque) |
238 | e80cfcfc | bellard | { |
239 | e80cfcfc | bellard | IOMMUState *s = opaque; |
240 | e80cfcfc | bellard | int i;
|
241 | e80cfcfc | bellard | |
242 | e80cfcfc | bellard | qemu_put_be32s(f, &s->addr); |
243 | 66321a11 | bellard | for (i = 0; i < IOMMU_NREGS; i++) |
244 | e80cfcfc | bellard | qemu_put_be32s(f, &s->regs[i]); |
245 | e80cfcfc | bellard | qemu_put_be32s(f, &s->iostart); |
246 | e80cfcfc | bellard | } |
247 | e80cfcfc | bellard | |
248 | e80cfcfc | bellard | static int iommu_load(QEMUFile *f, void *opaque, int version_id) |
249 | e80cfcfc | bellard | { |
250 | e80cfcfc | bellard | IOMMUState *s = opaque; |
251 | e80cfcfc | bellard | int i;
|
252 | e80cfcfc | bellard | |
253 | e80cfcfc | bellard | if (version_id != 1) |
254 | e80cfcfc | bellard | return -EINVAL;
|
255 | e80cfcfc | bellard | |
256 | e80cfcfc | bellard | qemu_get_be32s(f, &s->addr); |
257 | 66321a11 | bellard | for (i = 0; i < IOMMU_NREGS; i++) |
258 | e80cfcfc | bellard | qemu_put_be32s(f, &s->regs[i]); |
259 | e80cfcfc | bellard | qemu_get_be32s(f, &s->iostart); |
260 | e80cfcfc | bellard | |
261 | e80cfcfc | bellard | return 0; |
262 | e80cfcfc | bellard | } |
263 | e80cfcfc | bellard | |
264 | e80cfcfc | bellard | static void iommu_reset(void *opaque) |
265 | e80cfcfc | bellard | { |
266 | e80cfcfc | bellard | IOMMUState *s = opaque; |
267 | e80cfcfc | bellard | |
268 | 66321a11 | bellard | memset(s->regs, 0, IOMMU_NREGS * 4); |
269 | e80cfcfc | bellard | s->iostart = 0;
|
270 | 4e3b1ea1 | bellard | s->regs[0] = IOMMU_VERSION;
|
271 | e80cfcfc | bellard | } |
272 | e80cfcfc | bellard | |
273 | e80cfcfc | bellard | void *iommu_init(uint32_t addr)
|
274 | 420557e8 | bellard | { |
275 | 420557e8 | bellard | IOMMUState *s; |
276 | 8d5f07fa | bellard | int iommu_io_memory;
|
277 | 420557e8 | bellard | |
278 | 420557e8 | bellard | s = qemu_mallocz(sizeof(IOMMUState));
|
279 | 420557e8 | bellard | if (!s)
|
280 | e80cfcfc | bellard | return NULL; |
281 | 420557e8 | bellard | |
282 | 8d5f07fa | bellard | s->addr = addr; |
283 | 8d5f07fa | bellard | |
284 | 420557e8 | bellard | iommu_io_memory = cpu_register_io_memory(0, iommu_mem_read, iommu_mem_write, s);
|
285 | 66321a11 | bellard | cpu_register_physical_memory(addr, IOMMU_NREGS * 4, iommu_io_memory);
|
286 | 420557e8 | bellard | |
287 | e80cfcfc | bellard | register_savevm("iommu", addr, 1, iommu_save, iommu_load, s); |
288 | e80cfcfc | bellard | qemu_register_reset(iommu_reset, s); |
289 | e80cfcfc | bellard | return s;
|
290 | 420557e8 | bellard | } |