root / hw / arm_gic_common.c @ 7830cf78
History | View | Annotate | Download (6.2 kB)
1 | 1e8cae4d | Peter Maydell | /*
|
---|---|---|---|
2 | 1e8cae4d | Peter Maydell | * ARM GIC support - common bits of emulated and KVM kernel model
|
3 | 1e8cae4d | Peter Maydell | *
|
4 | 1e8cae4d | Peter Maydell | * Copyright (c) 2012 Linaro Limited
|
5 | 1e8cae4d | Peter Maydell | * Written by Peter Maydell
|
6 | 1e8cae4d | Peter Maydell | *
|
7 | 1e8cae4d | Peter Maydell | * This program is free software; you can redistribute it and/or modify
|
8 | 1e8cae4d | Peter Maydell | * it under the terms of the GNU General Public License as published by
|
9 | 1e8cae4d | Peter Maydell | * the Free Software Foundation, either version 2 of the License, or
|
10 | 1e8cae4d | Peter Maydell | * (at your option) any later version.
|
11 | 1e8cae4d | Peter Maydell | *
|
12 | 1e8cae4d | Peter Maydell | * This program is distributed in the hope that it will be useful,
|
13 | 1e8cae4d | Peter Maydell | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 | 1e8cae4d | Peter Maydell | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
15 | 1e8cae4d | Peter Maydell | * GNU General Public License for more details.
|
16 | 1e8cae4d | Peter Maydell | *
|
17 | 1e8cae4d | Peter Maydell | * You should have received a copy of the GNU General Public License along
|
18 | 1e8cae4d | Peter Maydell | * with this program; if not, see <http://www.gnu.org/licenses/>.
|
19 | 1e8cae4d | Peter Maydell | */
|
20 | 1e8cae4d | Peter Maydell | |
21 | 1e8cae4d | Peter Maydell | #include "arm_gic_internal.h" |
22 | 1e8cae4d | Peter Maydell | |
23 | 1e8cae4d | Peter Maydell | static void gic_save(QEMUFile *f, void *opaque) |
24 | 1e8cae4d | Peter Maydell | { |
25 | fae15286 | Peter Maydell | GICState *s = (GICState *)opaque; |
26 | 9ecb9926 | Peter Maydell | ARMGICCommonClass *c = ARM_GIC_COMMON_GET_CLASS(s); |
27 | 1e8cae4d | Peter Maydell | int i;
|
28 | 1e8cae4d | Peter Maydell | int j;
|
29 | 1e8cae4d | Peter Maydell | |
30 | 9ecb9926 | Peter Maydell | if (c->pre_save) {
|
31 | 9ecb9926 | Peter Maydell | c->pre_save(s); |
32 | 9ecb9926 | Peter Maydell | } |
33 | 9ecb9926 | Peter Maydell | |
34 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->enabled); |
35 | 1e8cae4d | Peter Maydell | for (i = 0; i < s->num_cpu; i++) { |
36 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->cpu_enabled[i]); |
37 | 1e8cae4d | Peter Maydell | for (j = 0; j < GIC_INTERNAL; j++) { |
38 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->priority1[j][i]); |
39 | 1e8cae4d | Peter Maydell | } |
40 | 1e8cae4d | Peter Maydell | for (j = 0; j < s->num_irq; j++) { |
41 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->last_active[j][i]); |
42 | 1e8cae4d | Peter Maydell | } |
43 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->priority_mask[i]); |
44 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->running_irq[i]); |
45 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->running_priority[i]); |
46 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->current_pending[i]); |
47 | 1e8cae4d | Peter Maydell | } |
48 | 1e8cae4d | Peter Maydell | for (i = 0; i < s->num_irq - GIC_INTERNAL; i++) { |
49 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->priority2[i]); |
50 | 1e8cae4d | Peter Maydell | } |
51 | 1e8cae4d | Peter Maydell | for (i = 0; i < s->num_irq; i++) { |
52 | 1e8cae4d | Peter Maydell | qemu_put_be32(f, s->irq_target[i]); |
53 | 1e8cae4d | Peter Maydell | qemu_put_byte(f, s->irq_state[i].enabled); |
54 | 1e8cae4d | Peter Maydell | qemu_put_byte(f, s->irq_state[i].pending); |
55 | 1e8cae4d | Peter Maydell | qemu_put_byte(f, s->irq_state[i].active); |
56 | 1e8cae4d | Peter Maydell | qemu_put_byte(f, s->irq_state[i].level); |
57 | 1e8cae4d | Peter Maydell | qemu_put_byte(f, s->irq_state[i].model); |
58 | 1e8cae4d | Peter Maydell | qemu_put_byte(f, s->irq_state[i].trigger); |
59 | 1e8cae4d | Peter Maydell | } |
60 | 1e8cae4d | Peter Maydell | } |
61 | 1e8cae4d | Peter Maydell | |
62 | 1e8cae4d | Peter Maydell | static int gic_load(QEMUFile *f, void *opaque, int version_id) |
63 | 1e8cae4d | Peter Maydell | { |
64 | fae15286 | Peter Maydell | GICState *s = (GICState *)opaque; |
65 | 9ecb9926 | Peter Maydell | ARMGICCommonClass *c = ARM_GIC_COMMON_GET_CLASS(s); |
66 | 1e8cae4d | Peter Maydell | int i;
|
67 | 1e8cae4d | Peter Maydell | int j;
|
68 | 1e8cae4d | Peter Maydell | |
69 | 1e8cae4d | Peter Maydell | if (version_id != 3) { |
70 | 1e8cae4d | Peter Maydell | return -EINVAL;
|
71 | 1e8cae4d | Peter Maydell | } |
72 | 1e8cae4d | Peter Maydell | |
73 | 1e8cae4d | Peter Maydell | s->enabled = qemu_get_be32(f); |
74 | 1e8cae4d | Peter Maydell | for (i = 0; i < s->num_cpu; i++) { |
75 | 1e8cae4d | Peter Maydell | s->cpu_enabled[i] = qemu_get_be32(f); |
76 | 1e8cae4d | Peter Maydell | for (j = 0; j < GIC_INTERNAL; j++) { |
77 | 1e8cae4d | Peter Maydell | s->priority1[j][i] = qemu_get_be32(f); |
78 | 1e8cae4d | Peter Maydell | } |
79 | 1e8cae4d | Peter Maydell | for (j = 0; j < s->num_irq; j++) { |
80 | 1e8cae4d | Peter Maydell | s->last_active[j][i] = qemu_get_be32(f); |
81 | 1e8cae4d | Peter Maydell | } |
82 | 1e8cae4d | Peter Maydell | s->priority_mask[i] = qemu_get_be32(f); |
83 | 1e8cae4d | Peter Maydell | s->running_irq[i] = qemu_get_be32(f); |
84 | 1e8cae4d | Peter Maydell | s->running_priority[i] = qemu_get_be32(f); |
85 | 1e8cae4d | Peter Maydell | s->current_pending[i] = qemu_get_be32(f); |
86 | 1e8cae4d | Peter Maydell | } |
87 | 1e8cae4d | Peter Maydell | for (i = 0; i < s->num_irq - GIC_INTERNAL; i++) { |
88 | 1e8cae4d | Peter Maydell | s->priority2[i] = qemu_get_be32(f); |
89 | 1e8cae4d | Peter Maydell | } |
90 | 1e8cae4d | Peter Maydell | for (i = 0; i < s->num_irq; i++) { |
91 | 1e8cae4d | Peter Maydell | s->irq_target[i] = qemu_get_be32(f); |
92 | 1e8cae4d | Peter Maydell | s->irq_state[i].enabled = qemu_get_byte(f); |
93 | 1e8cae4d | Peter Maydell | s->irq_state[i].pending = qemu_get_byte(f); |
94 | 1e8cae4d | Peter Maydell | s->irq_state[i].active = qemu_get_byte(f); |
95 | 1e8cae4d | Peter Maydell | s->irq_state[i].level = qemu_get_byte(f); |
96 | 1e8cae4d | Peter Maydell | s->irq_state[i].model = qemu_get_byte(f); |
97 | 1e8cae4d | Peter Maydell | s->irq_state[i].trigger = qemu_get_byte(f); |
98 | 1e8cae4d | Peter Maydell | } |
99 | 1e8cae4d | Peter Maydell | |
100 | 9ecb9926 | Peter Maydell | if (c->post_load) {
|
101 | 9ecb9926 | Peter Maydell | c->post_load(s); |
102 | 9ecb9926 | Peter Maydell | } |
103 | 9ecb9926 | Peter Maydell | |
104 | 1e8cae4d | Peter Maydell | return 0; |
105 | 1e8cae4d | Peter Maydell | } |
106 | 1e8cae4d | Peter Maydell | |
107 | 53111180 | Peter Maydell | static void arm_gic_common_realize(DeviceState *dev, Error **errp) |
108 | 1e8cae4d | Peter Maydell | { |
109 | 53111180 | Peter Maydell | GICState *s = ARM_GIC_COMMON(dev); |
110 | 1e8cae4d | Peter Maydell | int num_irq = s->num_irq;
|
111 | 1e8cae4d | Peter Maydell | |
112 | 1e8cae4d | Peter Maydell | if (s->num_cpu > NCPU) {
|
113 | 53111180 | Peter Maydell | error_setg(errp, "requested %u CPUs exceeds GIC maximum %d",
|
114 | 53111180 | Peter Maydell | s->num_cpu, NCPU); |
115 | 53111180 | Peter Maydell | return;
|
116 | 1e8cae4d | Peter Maydell | } |
117 | 1e8cae4d | Peter Maydell | s->num_irq += GIC_BASE_IRQ; |
118 | 1e8cae4d | Peter Maydell | if (s->num_irq > GIC_MAXIRQ) {
|
119 | 53111180 | Peter Maydell | error_setg(errp, |
120 | 53111180 | Peter Maydell | "requested %u interrupt lines exceeds GIC maximum %d",
|
121 | 53111180 | Peter Maydell | num_irq, GIC_MAXIRQ); |
122 | 53111180 | Peter Maydell | return;
|
123 | 1e8cae4d | Peter Maydell | } |
124 | 1e8cae4d | Peter Maydell | /* ITLinesNumber is represented as (N / 32) - 1 (see
|
125 | 1e8cae4d | Peter Maydell | * gic_dist_readb) so this is an implementation imposed
|
126 | 1e8cae4d | Peter Maydell | * restriction, not an architectural one:
|
127 | 1e8cae4d | Peter Maydell | */
|
128 | 1e8cae4d | Peter Maydell | if (s->num_irq < 32 || (s->num_irq % 32)) { |
129 | 53111180 | Peter Maydell | error_setg(errp, |
130 | 53111180 | Peter Maydell | "%d interrupt lines unsupported: not divisible by 32",
|
131 | 53111180 | Peter Maydell | num_irq); |
132 | 53111180 | Peter Maydell | return;
|
133 | 1e8cae4d | Peter Maydell | } |
134 | 1e8cae4d | Peter Maydell | |
135 | 1e8cae4d | Peter Maydell | register_savevm(NULL, "arm_gic", -1, 3, gic_save, gic_load, s); |
136 | 1e8cae4d | Peter Maydell | } |
137 | 1e8cae4d | Peter Maydell | |
138 | 1e8cae4d | Peter Maydell | static void arm_gic_common_reset(DeviceState *dev) |
139 | 1e8cae4d | Peter Maydell | { |
140 | 1356b98d | Andreas Färber | GICState *s = FROM_SYSBUS(GICState, SYS_BUS_DEVICE(dev)); |
141 | 1e8cae4d | Peter Maydell | int i;
|
142 | 1e8cae4d | Peter Maydell | memset(s->irq_state, 0, GIC_MAXIRQ * sizeof(gic_irq_state)); |
143 | 1e8cae4d | Peter Maydell | for (i = 0 ; i < s->num_cpu; i++) { |
144 | ee3f0956 | Peter Maydell | if (s->revision == REV_11MPCORE) {
|
145 | ee3f0956 | Peter Maydell | s->priority_mask[i] = 0xf0;
|
146 | ee3f0956 | Peter Maydell | } else {
|
147 | ee3f0956 | Peter Maydell | s->priority_mask[i] = 0;
|
148 | ee3f0956 | Peter Maydell | } |
149 | 1e8cae4d | Peter Maydell | s->current_pending[i] = 1023;
|
150 | 1e8cae4d | Peter Maydell | s->running_irq[i] = 1023;
|
151 | 1e8cae4d | Peter Maydell | s->running_priority[i] = 0x100;
|
152 | 1e8cae4d | Peter Maydell | s->cpu_enabled[i] = 0;
|
153 | 1e8cae4d | Peter Maydell | } |
154 | 1e8cae4d | Peter Maydell | for (i = 0; i < 16; i++) { |
155 | 1e8cae4d | Peter Maydell | GIC_SET_ENABLED(i, ALL_CPU_MASK); |
156 | 1e8cae4d | Peter Maydell | GIC_SET_TRIGGER(i); |
157 | 1e8cae4d | Peter Maydell | } |
158 | 1e8cae4d | Peter Maydell | if (s->num_cpu == 1) { |
159 | 1e8cae4d | Peter Maydell | /* For uniprocessor GICs all interrupts always target the sole CPU */
|
160 | 1e8cae4d | Peter Maydell | for (i = 0; i < GIC_MAXIRQ; i++) { |
161 | 1e8cae4d | Peter Maydell | s->irq_target[i] = 1;
|
162 | 1e8cae4d | Peter Maydell | } |
163 | 1e8cae4d | Peter Maydell | } |
164 | 1e8cae4d | Peter Maydell | s->enabled = 0;
|
165 | 1e8cae4d | Peter Maydell | } |
166 | 1e8cae4d | Peter Maydell | |
167 | 1e8cae4d | Peter Maydell | static Property arm_gic_common_properties[] = {
|
168 | fae15286 | Peter Maydell | DEFINE_PROP_UINT32("num-cpu", GICState, num_cpu, 1), |
169 | fae15286 | Peter Maydell | DEFINE_PROP_UINT32("num-irq", GICState, num_irq, 32), |
170 | 1e8cae4d | Peter Maydell | /* Revision can be 1 or 2 for GIC architecture specification
|
171 | 1e8cae4d | Peter Maydell | * versions 1 or 2, or 0 to indicate the legacy 11MPCore GIC.
|
172 | 1e8cae4d | Peter Maydell | * (Internally, 0xffffffff also indicates "not a GIC but an NVIC".)
|
173 | 1e8cae4d | Peter Maydell | */
|
174 | fae15286 | Peter Maydell | DEFINE_PROP_UINT32("revision", GICState, revision, 1), |
175 | 1e8cae4d | Peter Maydell | DEFINE_PROP_END_OF_LIST(), |
176 | 1e8cae4d | Peter Maydell | }; |
177 | 1e8cae4d | Peter Maydell | |
178 | 1e8cae4d | Peter Maydell | static void arm_gic_common_class_init(ObjectClass *klass, void *data) |
179 | 1e8cae4d | Peter Maydell | { |
180 | 1e8cae4d | Peter Maydell | DeviceClass *dc = DEVICE_CLASS(klass); |
181 | 53111180 | Peter Maydell | |
182 | 1e8cae4d | Peter Maydell | dc->reset = arm_gic_common_reset; |
183 | 53111180 | Peter Maydell | dc->realize = arm_gic_common_realize; |
184 | 1e8cae4d | Peter Maydell | dc->props = arm_gic_common_properties; |
185 | 1e8cae4d | Peter Maydell | dc->no_user = 1;
|
186 | 1e8cae4d | Peter Maydell | } |
187 | 1e8cae4d | Peter Maydell | |
188 | 8c43a6f0 | Andreas Färber | static const TypeInfo arm_gic_common_type = { |
189 | 1e8cae4d | Peter Maydell | .name = TYPE_ARM_GIC_COMMON, |
190 | 1e8cae4d | Peter Maydell | .parent = TYPE_SYS_BUS_DEVICE, |
191 | fae15286 | Peter Maydell | .instance_size = sizeof(GICState),
|
192 | 1e8cae4d | Peter Maydell | .class_size = sizeof(ARMGICCommonClass),
|
193 | 1e8cae4d | Peter Maydell | .class_init = arm_gic_common_class_init, |
194 | 1e8cae4d | Peter Maydell | .abstract = true,
|
195 | 1e8cae4d | Peter Maydell | }; |
196 | 1e8cae4d | Peter Maydell | |
197 | 1e8cae4d | Peter Maydell | static void register_types(void) |
198 | 1e8cae4d | Peter Maydell | { |
199 | 1e8cae4d | Peter Maydell | type_register_static(&arm_gic_common_type); |
200 | 1e8cae4d | Peter Maydell | } |
201 | 1e8cae4d | Peter Maydell | |
202 | 1e8cae4d | Peter Maydell | type_init(register_types) |