Archipelago » qemu

/*

 * ARM virtual CPU header

 * 

 *  Copyright (c) 2003 Fabrice Bellard

 *

 * This library is free software; you can redistribute it and/or

 * modify it under the terms of the GNU Lesser General Public

 * License as published by the Free Software Foundation; either

 * version 2 of the License, or (at your option) any later version.

 *

 * This library is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU

 * Lesser General Public License for more details.

 *

 * You should have received a copy of the GNU Lesser General Public

 * License along with this library; if not, write to the Free Software

 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

 */

#ifndef CPU_ARM_H

#define CPU_ARM_H

#define TARGET_LONG_BITS 32

#include "cpu-defs.h"

#include "softfloat.h"

#define TARGET_HAS_ICE 1

#define EXCP_UDEF            1   /* undefined instruction */

#define EXCP_SWI             2   /* software interrupt */

#define EXCP_PREFETCH_ABORT  3

#define EXCP_DATA_ABORT      4

/* We currently assume float and double are IEEE single and double

   precision respectively.

   Doing runtime conversions is tricky because VFP registers may contain

   integer values (eg. as the result of a FTOSI instruction).

   s<2n> maps to the least significant half of d<n>

   s<2n+1> maps to the most significant half of d<n>

 */

typedef struct CPUARMState {

    uint32_t regs[16];

    uint32_t cpsr;

    /* cpsr flag cache for faster execution */

    uint32_t CF; /* 0 or 1 */

    uint32_t VF; /* V is the bit 31. All other bits are undefined */

    uint32_t NZF; /* N is bit 31. Z is computed from NZF */

    uint32_t QF; /* 0 or 1 */

    int thumb; /* 0 = arm mode, 1 = thumb mode */

    /* coprocessor 15 (MMU) status */

    uint32_t cp15_6;

    /* exception/interrupt handling */

    jmp_buf jmp_env;

    int exception_index;

    int interrupt_request;

    struct TranslationBlock *current_tb;

    int user_mode_only;

    uint32_t address;

    /* ICE debug support.  */

    target_ulong breakpoints[MAX_BREAKPOINTS];

    int nb_breakpoints;

    int singlestep_enabled;

    /* in order to avoid passing too many arguments to the memory

       write helpers, we store some rarely used information in the CPU

       context) */

    unsigned long mem_write_pc; /* host pc at which the memory was

                                   written */

    unsigned long mem_write_vaddr; /* target virtual addr at which the

                                      memory was written */

    /* VFP coprocessor state.  */

    struct {

        float64 regs[16];

        /* We store these fpcsr fields separately for convenience.  */

        int vec_len;

        int vec_stride;

        uint32_t fpscr;

        /* Temporary variables if we don't have spare fp regs.  */

        float32 tmp0s, tmp1s;

        float64 tmp0d, tmp1d;

        float_status fp_status;

    } vfp;

    /* user data */

    void *opaque;

} CPUARMState;

CPUARMState *cpu_arm_init(void);

int cpu_arm_exec(CPUARMState *s);

void cpu_arm_close(CPUARMState *s);

/* you can call this signal handler from your SIGBUS and SIGSEGV

   signal handlers to inform the virtual CPU of exceptions. non zero

   is returned if the signal was handled by the virtual CPU.  */

struct siginfo;

int cpu_arm_signal_handler(int host_signum, struct siginfo *info, 

                           void *puc);

#define TARGET_PAGE_BITS 12

#include "cpu-all.h"

#endif