root / hw / axis_dev88.c @ 7e17a217
History | View | Annotate | Download (10.4 kB)
1 | 10c144e2 | edgar_igl | /*
|
---|---|---|---|
2 | 10c144e2 | edgar_igl | * QEMU model for the AXIS devboard 88.
|
3 | 10c144e2 | edgar_igl | *
|
4 | 10c144e2 | edgar_igl | * Copyright (c) 2009 Edgar E. Iglesias, Axis Communications AB.
|
5 | 10c144e2 | edgar_igl | *
|
6 | 10c144e2 | edgar_igl | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 10c144e2 | edgar_igl | * of this software and associated documentation files (the "Software"), to deal
|
8 | 10c144e2 | edgar_igl | * in the Software without restriction, including without limitation the rights
|
9 | 10c144e2 | edgar_igl | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 10c144e2 | edgar_igl | * copies of the Software, and to permit persons to whom the Software is
|
11 | 10c144e2 | edgar_igl | * furnished to do so, subject to the following conditions:
|
12 | 10c144e2 | edgar_igl | *
|
13 | 10c144e2 | edgar_igl | * The above copyright notice and this permission notice shall be included in
|
14 | 10c144e2 | edgar_igl | * all copies or substantial portions of the Software.
|
15 | 10c144e2 | edgar_igl | *
|
16 | 10c144e2 | edgar_igl | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 10c144e2 | edgar_igl | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 10c144e2 | edgar_igl | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 10c144e2 | edgar_igl | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 10c144e2 | edgar_igl | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 10c144e2 | edgar_igl | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 10c144e2 | edgar_igl | * THE SOFTWARE.
|
23 | 10c144e2 | edgar_igl | */
|
24 | 4b816985 | Edgar E. Iglesias | |
25 | 4b816985 | Edgar E. Iglesias | #include "sysbus.h" |
26 | 10c144e2 | edgar_igl | #include "net.h" |
27 | 10c144e2 | edgar_igl | #include "flash.h" |
28 | 10c144e2 | edgar_igl | #include "boards.h" |
29 | 10c144e2 | edgar_igl | #include "etraxfs.h" |
30 | ca20cf32 | Blue Swirl | #include "loader.h" |
31 | ca20cf32 | Blue Swirl | #include "elf.h" |
32 | 77d4f95e | Edgar E. Iglesias | #include "cris-boot.h" |
33 | 522f253c | Peter Maydell | #include "blockdev.h" |
34 | b0e3d5ac | Avi Kivity | #include "exec-memory.h" |
35 | 10c144e2 | edgar_igl | |
36 | 10c144e2 | edgar_igl | #define D(x)
|
37 | 10c144e2 | edgar_igl | #define DNAND(x)
|
38 | 10c144e2 | edgar_igl | |
39 | 10c144e2 | edgar_igl | struct nand_state_t
|
40 | 10c144e2 | edgar_igl | { |
41 | d4220389 | Juha Riihimäki | DeviceState *nand; |
42 | 10c144e2 | edgar_igl | unsigned int rdy:1; |
43 | 10c144e2 | edgar_igl | unsigned int ale:1; |
44 | 10c144e2 | edgar_igl | unsigned int cle:1; |
45 | 10c144e2 | edgar_igl | unsigned int ce:1; |
46 | 10c144e2 | edgar_igl | }; |
47 | 10c144e2 | edgar_igl | |
48 | 10c144e2 | edgar_igl | static struct nand_state_t nand_state; |
49 | c227f099 | Anthony Liguori | static uint32_t nand_readl (void *opaque, target_phys_addr_t addr) |
50 | 10c144e2 | edgar_igl | { |
51 | 10c144e2 | edgar_igl | struct nand_state_t *s = opaque;
|
52 | 10c144e2 | edgar_igl | uint32_t r; |
53 | 10c144e2 | edgar_igl | int rdy;
|
54 | 10c144e2 | edgar_igl | |
55 | 10c144e2 | edgar_igl | r = nand_getio(s->nand); |
56 | 10c144e2 | edgar_igl | nand_getpins(s->nand, &rdy); |
57 | 10c144e2 | edgar_igl | s->rdy = rdy; |
58 | 10c144e2 | edgar_igl | |
59 | 10c144e2 | edgar_igl | DNAND(printf("%s addr=%x r=%x\n", __func__, addr, r));
|
60 | 10c144e2 | edgar_igl | return r;
|
61 | 10c144e2 | edgar_igl | } |
62 | 10c144e2 | edgar_igl | |
63 | 10c144e2 | edgar_igl | static void |
64 | c227f099 | Anthony Liguori | nand_writel (void *opaque, target_phys_addr_t addr, uint32_t value)
|
65 | 10c144e2 | edgar_igl | { |
66 | 10c144e2 | edgar_igl | struct nand_state_t *s = opaque;
|
67 | 10c144e2 | edgar_igl | int rdy;
|
68 | 10c144e2 | edgar_igl | |
69 | 10c144e2 | edgar_igl | DNAND(printf("%s addr=%x v=%x\n", __func__, addr, value));
|
70 | 10c144e2 | edgar_igl | nand_setpins(s->nand, s->cle, s->ale, s->ce, 1, 0); |
71 | 10c144e2 | edgar_igl | nand_setio(s->nand, value); |
72 | 10c144e2 | edgar_igl | nand_getpins(s->nand, &rdy); |
73 | 10c144e2 | edgar_igl | s->rdy = rdy; |
74 | 10c144e2 | edgar_igl | } |
75 | 10c144e2 | edgar_igl | |
76 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const nand_read[] = { |
77 | 10c144e2 | edgar_igl | &nand_readl, |
78 | 10c144e2 | edgar_igl | &nand_readl, |
79 | 10c144e2 | edgar_igl | &nand_readl, |
80 | 10c144e2 | edgar_igl | }; |
81 | 10c144e2 | edgar_igl | |
82 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const nand_write[] = { |
83 | 10c144e2 | edgar_igl | &nand_writel, |
84 | 10c144e2 | edgar_igl | &nand_writel, |
85 | 10c144e2 | edgar_igl | &nand_writel, |
86 | 10c144e2 | edgar_igl | }; |
87 | 10c144e2 | edgar_igl | |
88 | 4a1e6bea | edgar_igl | |
89 | 4a1e6bea | edgar_igl | struct tempsensor_t
|
90 | 4a1e6bea | edgar_igl | { |
91 | 4a1e6bea | edgar_igl | unsigned int shiftreg; |
92 | 4a1e6bea | edgar_igl | unsigned int count; |
93 | 4a1e6bea | edgar_igl | enum {
|
94 | 4a1e6bea | edgar_igl | ST_OUT, ST_IN, ST_Z |
95 | 4a1e6bea | edgar_igl | } state; |
96 | 4a1e6bea | edgar_igl | |
97 | 4a1e6bea | edgar_igl | uint16_t regs[3];
|
98 | 4a1e6bea | edgar_igl | }; |
99 | 4a1e6bea | edgar_igl | |
100 | 4a1e6bea | edgar_igl | static void tempsensor_clkedge(struct tempsensor_t *s, |
101 | 4a1e6bea | edgar_igl | unsigned int clk, unsigned int data_in) |
102 | 4a1e6bea | edgar_igl | { |
103 | 4a1e6bea | edgar_igl | D(printf("%s clk=%d state=%d sr=%x\n", __func__,
|
104 | 4a1e6bea | edgar_igl | clk, s->state, s->shiftreg)); |
105 | 4a1e6bea | edgar_igl | if (s->count == 0) { |
106 | 4a1e6bea | edgar_igl | s->count = 16;
|
107 | 4a1e6bea | edgar_igl | s->state = ST_OUT; |
108 | 4a1e6bea | edgar_igl | } |
109 | 4a1e6bea | edgar_igl | switch (s->state) {
|
110 | 4a1e6bea | edgar_igl | case ST_OUT:
|
111 | 4a1e6bea | edgar_igl | /* Output reg is clocked at negedge. */
|
112 | 4a1e6bea | edgar_igl | if (!clk) {
|
113 | 4a1e6bea | edgar_igl | s->count--; |
114 | 4a1e6bea | edgar_igl | s->shiftreg <<= 1;
|
115 | 4a1e6bea | edgar_igl | if (s->count == 0) { |
116 | 4a1e6bea | edgar_igl | s->shiftreg = 0;
|
117 | 4a1e6bea | edgar_igl | s->state = ST_IN; |
118 | 4a1e6bea | edgar_igl | s->count = 16;
|
119 | 4a1e6bea | edgar_igl | } |
120 | 4a1e6bea | edgar_igl | } |
121 | 4a1e6bea | edgar_igl | break;
|
122 | 4a1e6bea | edgar_igl | case ST_Z:
|
123 | 4a1e6bea | edgar_igl | if (clk) {
|
124 | 4a1e6bea | edgar_igl | s->count--; |
125 | 4a1e6bea | edgar_igl | if (s->count == 0) { |
126 | 4a1e6bea | edgar_igl | s->shiftreg = 0;
|
127 | 4a1e6bea | edgar_igl | s->state = ST_OUT; |
128 | 4a1e6bea | edgar_igl | s->count = 16;
|
129 | 4a1e6bea | edgar_igl | } |
130 | 4a1e6bea | edgar_igl | } |
131 | 4a1e6bea | edgar_igl | break;
|
132 | 4a1e6bea | edgar_igl | case ST_IN:
|
133 | 4a1e6bea | edgar_igl | /* Indata is sampled at posedge. */
|
134 | 4a1e6bea | edgar_igl | if (clk) {
|
135 | 4a1e6bea | edgar_igl | s->count--; |
136 | 4a1e6bea | edgar_igl | s->shiftreg <<= 1;
|
137 | 4a1e6bea | edgar_igl | s->shiftreg |= data_in & 1;
|
138 | 4a1e6bea | edgar_igl | if (s->count == 0) { |
139 | 4a1e6bea | edgar_igl | D(printf("%s cfgreg=%x\n", __func__, s->shiftreg));
|
140 | 4a1e6bea | edgar_igl | s->regs[0] = s->shiftreg;
|
141 | 4a1e6bea | edgar_igl | s->state = ST_OUT; |
142 | 4a1e6bea | edgar_igl | s->count = 16;
|
143 | 4a1e6bea | edgar_igl | |
144 | 4a1e6bea | edgar_igl | if ((s->regs[0] & 0xff) == 0) { |
145 | 4a1e6bea | edgar_igl | /* 25 degrees celcius. */
|
146 | 4a1e6bea | edgar_igl | s->shiftreg = 0x0b9f;
|
147 | 4a1e6bea | edgar_igl | } else if ((s->regs[0] & 0xff) == 0xff) { |
148 | 4a1e6bea | edgar_igl | /* Sensor ID, 0x8100 LM70. */
|
149 | 4a1e6bea | edgar_igl | s->shiftreg = 0x8100;
|
150 | 4a1e6bea | edgar_igl | } else
|
151 | 4a1e6bea | edgar_igl | printf("Invalid tempsens state %x\n", s->regs[0]); |
152 | 4a1e6bea | edgar_igl | } |
153 | 4a1e6bea | edgar_igl | } |
154 | 4a1e6bea | edgar_igl | break;
|
155 | 4a1e6bea | edgar_igl | } |
156 | 4a1e6bea | edgar_igl | } |
157 | 4a1e6bea | edgar_igl | |
158 | 4a1e6bea | edgar_igl | |
159 | 4a1e6bea | edgar_igl | #define RW_PA_DOUT 0x00 |
160 | 4a1e6bea | edgar_igl | #define R_PA_DIN 0x01 |
161 | 4a1e6bea | edgar_igl | #define RW_PA_OE 0x02 |
162 | 4a1e6bea | edgar_igl | #define RW_PD_DOUT 0x10 |
163 | 4a1e6bea | edgar_igl | #define R_PD_DIN 0x11 |
164 | 4a1e6bea | edgar_igl | #define RW_PD_OE 0x12 |
165 | 4a1e6bea | edgar_igl | |
166 | 4a1e6bea | edgar_igl | static struct gpio_state_t |
167 | 10c144e2 | edgar_igl | { |
168 | 10c144e2 | edgar_igl | struct nand_state_t *nand;
|
169 | 4a1e6bea | edgar_igl | struct tempsensor_t tempsensor;
|
170 | 10c144e2 | edgar_igl | uint32_t regs[0x5c / 4]; |
171 | 10c144e2 | edgar_igl | } gpio_state; |
172 | 10c144e2 | edgar_igl | |
173 | c227f099 | Anthony Liguori | static uint32_t gpio_readl (void *opaque, target_phys_addr_t addr) |
174 | 10c144e2 | edgar_igl | { |
175 | 10c144e2 | edgar_igl | struct gpio_state_t *s = opaque;
|
176 | 10c144e2 | edgar_igl | uint32_t r = 0;
|
177 | 10c144e2 | edgar_igl | |
178 | 10c144e2 | edgar_igl | addr >>= 2;
|
179 | 10c144e2 | edgar_igl | switch (addr)
|
180 | 10c144e2 | edgar_igl | { |
181 | 10c144e2 | edgar_igl | case R_PA_DIN:
|
182 | 10c144e2 | edgar_igl | r = s->regs[RW_PA_DOUT] & s->regs[RW_PA_OE]; |
183 | 10c144e2 | edgar_igl | |
184 | 10c144e2 | edgar_igl | /* Encode pins from the nand. */
|
185 | 10c144e2 | edgar_igl | r |= s->nand->rdy << 7;
|
186 | 10c144e2 | edgar_igl | break;
|
187 | 4a1e6bea | edgar_igl | case R_PD_DIN:
|
188 | 4a1e6bea | edgar_igl | r = s->regs[RW_PD_DOUT] & s->regs[RW_PD_OE]; |
189 | 4a1e6bea | edgar_igl | |
190 | 4a1e6bea | edgar_igl | /* Encode temp sensor pins. */
|
191 | 4a1e6bea | edgar_igl | r |= (!!(s->tempsensor.shiftreg & 0x10000)) << 4; |
192 | 4a1e6bea | edgar_igl | break;
|
193 | 4a1e6bea | edgar_igl | |
194 | 10c144e2 | edgar_igl | default:
|
195 | 10c144e2 | edgar_igl | r = s->regs[addr]; |
196 | 10c144e2 | edgar_igl | break;
|
197 | 10c144e2 | edgar_igl | } |
198 | 10c144e2 | edgar_igl | return r;
|
199 | 10c144e2 | edgar_igl | D(printf("%s %x=%x\n", __func__, addr, r));
|
200 | 10c144e2 | edgar_igl | } |
201 | 10c144e2 | edgar_igl | |
202 | c227f099 | Anthony Liguori | static void gpio_writel (void *opaque, target_phys_addr_t addr, uint32_t value) |
203 | 10c144e2 | edgar_igl | { |
204 | 10c144e2 | edgar_igl | struct gpio_state_t *s = opaque;
|
205 | 10c144e2 | edgar_igl | D(printf("%s %x=%x\n", __func__, addr, value));
|
206 | 10c144e2 | edgar_igl | |
207 | 10c144e2 | edgar_igl | addr >>= 2;
|
208 | 10c144e2 | edgar_igl | switch (addr)
|
209 | 10c144e2 | edgar_igl | { |
210 | 10c144e2 | edgar_igl | case RW_PA_DOUT:
|
211 | 10c144e2 | edgar_igl | /* Decode nand pins. */
|
212 | 10c144e2 | edgar_igl | s->nand->ale = !!(value & (1 << 6)); |
213 | 10c144e2 | edgar_igl | s->nand->cle = !!(value & (1 << 5)); |
214 | 10c144e2 | edgar_igl | s->nand->ce = !!(value & (1 << 4)); |
215 | 10c144e2 | edgar_igl | |
216 | 10c144e2 | edgar_igl | s->regs[addr] = value; |
217 | 10c144e2 | edgar_igl | break;
|
218 | 4a1e6bea | edgar_igl | |
219 | 4a1e6bea | edgar_igl | case RW_PD_DOUT:
|
220 | 4a1e6bea | edgar_igl | /* Temp sensor clk. */
|
221 | 4a1e6bea | edgar_igl | if ((s->regs[addr] ^ value) & 2) |
222 | 4a1e6bea | edgar_igl | tempsensor_clkedge(&s->tempsensor, !!(value & 2),
|
223 | 4a1e6bea | edgar_igl | !!(value & 16));
|
224 | 4a1e6bea | edgar_igl | s->regs[addr] = value; |
225 | 4a1e6bea | edgar_igl | break;
|
226 | 4a1e6bea | edgar_igl | |
227 | 10c144e2 | edgar_igl | default:
|
228 | 10c144e2 | edgar_igl | s->regs[addr] = value; |
229 | 10c144e2 | edgar_igl | break;
|
230 | 10c144e2 | edgar_igl | } |
231 | 10c144e2 | edgar_igl | } |
232 | 10c144e2 | edgar_igl | |
233 | d60efc6b | Blue Swirl | static CPUReadMemoryFunc * const gpio_read[] = { |
234 | 10c144e2 | edgar_igl | NULL, NULL, |
235 | 10c144e2 | edgar_igl | &gpio_readl, |
236 | 10c144e2 | edgar_igl | }; |
237 | 10c144e2 | edgar_igl | |
238 | d60efc6b | Blue Swirl | static CPUWriteMemoryFunc * const gpio_write[] = { |
239 | 10c144e2 | edgar_igl | NULL, NULL, |
240 | 10c144e2 | edgar_igl | &gpio_writel, |
241 | 10c144e2 | edgar_igl | }; |
242 | 10c144e2 | edgar_igl | |
243 | 10c144e2 | edgar_igl | #define INTMEM_SIZE (128 * 1024) |
244 | 10c144e2 | edgar_igl | |
245 | 77d4f95e | Edgar E. Iglesias | static struct cris_load_info li; |
246 | 409dbce5 | Aurelien Jarno | |
247 | 10c144e2 | edgar_igl | static
|
248 | c227f099 | Anthony Liguori | void axisdev88_init (ram_addr_t ram_size,
|
249 | ef998233 | edgar_igl | const char *boot_device, |
250 | 10c144e2 | edgar_igl | const char *kernel_filename, const char *kernel_cmdline, |
251 | 10c144e2 | edgar_igl | const char *initrd_filename, const char *cpu_model) |
252 | 10c144e2 | edgar_igl | { |
253 | 10c144e2 | edgar_igl | CPUState *env; |
254 | fd6dc90b | Edgar E. Iglesias | DeviceState *dev; |
255 | fd6dc90b | Edgar E. Iglesias | SysBusDevice *s; |
256 | 522f253c | Peter Maydell | DriveInfo *nand; |
257 | fd6dc90b | Edgar E. Iglesias | qemu_irq irq[30], nmi[2], *cpu_irq; |
258 | 10c144e2 | edgar_igl | void *etraxfs_dmac;
|
259 | 1da005b3 | Edgar E. Iglesias | struct etraxfs_dma_client *dma_eth;
|
260 | 10c144e2 | edgar_igl | int i;
|
261 | 10c144e2 | edgar_igl | int nand_regs;
|
262 | 10c144e2 | edgar_igl | int gpio_regs;
|
263 | b0e3d5ac | Avi Kivity | MemoryRegion *address_space_mem = get_system_memory(); |
264 | b0e3d5ac | Avi Kivity | MemoryRegion *phys_ram = g_new(MemoryRegion, 1);
|
265 | b0e3d5ac | Avi Kivity | MemoryRegion *phys_intmem = g_new(MemoryRegion, 1);
|
266 | 10c144e2 | edgar_igl | |
267 | 10c144e2 | edgar_igl | /* init CPUs */
|
268 | 10c144e2 | edgar_igl | if (cpu_model == NULL) { |
269 | 10c144e2 | edgar_igl | cpu_model = "crisv32";
|
270 | 10c144e2 | edgar_igl | } |
271 | 10c144e2 | edgar_igl | env = cpu_init(cpu_model); |
272 | 10c144e2 | edgar_igl | |
273 | 10c144e2 | edgar_igl | /* allocate RAM */
|
274 | b0e3d5ac | Avi Kivity | memory_region_init_ram(phys_ram, NULL, "axisdev88.ram", ram_size); |
275 | b0e3d5ac | Avi Kivity | memory_region_add_subregion(address_space_mem, 0x40000000, phys_ram);
|
276 | 10c144e2 | edgar_igl | |
277 | 10c144e2 | edgar_igl | /* The ETRAX-FS has 128Kb on chip ram, the docs refer to it as the
|
278 | 10c144e2 | edgar_igl | internal memory. */
|
279 | b0e3d5ac | Avi Kivity | memory_region_init_ram(phys_intmem, NULL, "axisdev88.chipram", INTMEM_SIZE); |
280 | b0e3d5ac | Avi Kivity | memory_region_add_subregion(address_space_mem, 0x38000000, phys_intmem);
|
281 | 10c144e2 | edgar_igl | |
282 | 10c144e2 | edgar_igl | /* Attach a NAND flash to CS1. */
|
283 | 522f253c | Peter Maydell | nand = drive_get(IF_MTD, 0, 0); |
284 | 522f253c | Peter Maydell | nand_state.nand = nand_init(nand ? nand->bdrv : NULL,
|
285 | 522f253c | Peter Maydell | NAND_MFR_STMICRO, 0x39);
|
286 | 2507c12a | Alexander Graf | nand_regs = cpu_register_io_memory(nand_read, nand_write, &nand_state, |
287 | 2507c12a | Alexander Graf | DEVICE_NATIVE_ENDIAN); |
288 | 10c144e2 | edgar_igl | cpu_register_physical_memory(0x10000000, 0x05000000, nand_regs); |
289 | 10c144e2 | edgar_igl | |
290 | 10c144e2 | edgar_igl | gpio_state.nand = &nand_state; |
291 | 2507c12a | Alexander Graf | gpio_regs = cpu_register_io_memory(gpio_read, gpio_write, &gpio_state, |
292 | 2507c12a | Alexander Graf | DEVICE_NATIVE_ENDIAN); |
293 | 4a1e6bea | edgar_igl | cpu_register_physical_memory(0x3001a000, 0x5c, gpio_regs); |
294 | 10c144e2 | edgar_igl | |
295 | 10c144e2 | edgar_igl | |
296 | fd6dc90b | Edgar E. Iglesias | cpu_irq = cris_pic_init_cpu(env); |
297 | fd6dc90b | Edgar E. Iglesias | dev = qdev_create(NULL, "etraxfs,pic"); |
298 | fd6dc90b | Edgar E. Iglesias | /* FIXME: Is there a proper way to signal vectors to the CPU core? */
|
299 | ee6847d1 | Gerd Hoffmann | qdev_prop_set_ptr(dev, "interrupt_vector", &env->interrupt_vector);
|
300 | e23a1b33 | Markus Armbruster | qdev_init_nofail(dev); |
301 | fd6dc90b | Edgar E. Iglesias | s = sysbus_from_qdev(dev); |
302 | fd6dc90b | Edgar E. Iglesias | sysbus_mmio_map(s, 0, 0x3001c000); |
303 | fd6dc90b | Edgar E. Iglesias | sysbus_connect_irq(s, 0, cpu_irq[0]); |
304 | fd6dc90b | Edgar E. Iglesias | sysbus_connect_irq(s, 1, cpu_irq[1]); |
305 | fd6dc90b | Edgar E. Iglesias | for (i = 0; i < 30; i++) { |
306 | 067a3ddc | Paul Brook | irq[i] = qdev_get_gpio_in(dev, i); |
307 | fd6dc90b | Edgar E. Iglesias | } |
308 | 067a3ddc | Paul Brook | nmi[0] = qdev_get_gpio_in(dev, 30); |
309 | 067a3ddc | Paul Brook | nmi[1] = qdev_get_gpio_in(dev, 31); |
310 | 73cfd29f | Edgar E. Iglesias | |
311 | ba494313 | Edgar E. Iglesias | etraxfs_dmac = etraxfs_dmac_init(0x30000000, 10); |
312 | 10c144e2 | edgar_igl | for (i = 0; i < 10; i++) { |
313 | 10c144e2 | edgar_igl | /* On ETRAX, odd numbered channels are inputs. */
|
314 | 73cfd29f | Edgar E. Iglesias | etraxfs_dmac_connect(etraxfs_dmac, i, irq + 7 + i, i & 1); |
315 | 10c144e2 | edgar_igl | } |
316 | 10c144e2 | edgar_igl | |
317 | 10c144e2 | edgar_igl | /* Add the two ethernet blocks. */
|
318 | 7267c094 | Anthony Liguori | dma_eth = g_malloc0(sizeof dma_eth[0] * 4); /* Allocate 4 channels. */ |
319 | 1da005b3 | Edgar E. Iglesias | etraxfs_eth_init(&nd_table[0], 0x30034000, 1, &dma_eth[0], &dma_eth[1]); |
320 | 1da005b3 | Edgar E. Iglesias | if (nb_nics > 1) { |
321 | 1da005b3 | Edgar E. Iglesias | etraxfs_eth_init(&nd_table[1], 0x30036000, 2, &dma_eth[2], &dma_eth[3]); |
322 | 1da005b3 | Edgar E. Iglesias | } |
323 | 10c144e2 | edgar_igl | |
324 | 10c144e2 | edgar_igl | /* The DMA Connector block is missing, hardwire things for now. */
|
325 | 1da005b3 | Edgar E. Iglesias | etraxfs_dmac_connect_client(etraxfs_dmac, 0, &dma_eth[0]); |
326 | 1da005b3 | Edgar E. Iglesias | etraxfs_dmac_connect_client(etraxfs_dmac, 1, &dma_eth[1]); |
327 | 1da005b3 | Edgar E. Iglesias | if (nb_nics > 1) { |
328 | 1da005b3 | Edgar E. Iglesias | etraxfs_dmac_connect_client(etraxfs_dmac, 6, &dma_eth[2]); |
329 | 1da005b3 | Edgar E. Iglesias | etraxfs_dmac_connect_client(etraxfs_dmac, 7, &dma_eth[3]); |
330 | 10c144e2 | edgar_igl | } |
331 | 10c144e2 | edgar_igl | |
332 | 10c144e2 | edgar_igl | /* 2 timers. */
|
333 | 3b1fd90e | Edgar E. Iglesias | sysbus_create_varargs("etraxfs,timer", 0x3001e000, irq[0x1b], nmi[1], NULL); |
334 | 3b1fd90e | Edgar E. Iglesias | sysbus_create_varargs("etraxfs,timer", 0x3005e000, irq[0x1b], nmi[1], NULL); |
335 | 10c144e2 | edgar_igl | |
336 | 10c144e2 | edgar_igl | for (i = 0; i < 4; i++) { |
337 | 4b816985 | Edgar E. Iglesias | sysbus_create_simple("etraxfs,serial", 0x30026000 + i * 0x2000, |
338 | 3b1fd90e | Edgar E. Iglesias | irq[0x14 + i]);
|
339 | 10c144e2 | edgar_igl | } |
340 | 10c144e2 | edgar_igl | |
341 | 77d4f95e | Edgar E. Iglesias | if (!kernel_filename) {
|
342 | 77d4f95e | Edgar E. Iglesias | fprintf(stderr, "Kernel image must be specified\n");
|
343 | 77d4f95e | Edgar E. Iglesias | exit(1);
|
344 | 10c144e2 | edgar_igl | } |
345 | 77d4f95e | Edgar E. Iglesias | |
346 | 77d4f95e | Edgar E. Iglesias | li.image_filename = kernel_filename; |
347 | 77d4f95e | Edgar E. Iglesias | li.cmdline = kernel_cmdline; |
348 | 77d4f95e | Edgar E. Iglesias | cris_load_image(env, &li); |
349 | 10c144e2 | edgar_igl | } |
350 | 10c144e2 | edgar_igl | |
351 | f80f9ec9 | Anthony Liguori | static QEMUMachine axisdev88_machine = {
|
352 | 10c144e2 | edgar_igl | .name = "axis-dev88",
|
353 | 10c144e2 | edgar_igl | .desc = "AXIS devboard 88",
|
354 | 10c144e2 | edgar_igl | .init = axisdev88_init, |
355 | bbea04df | Edgar E. Iglesias | .is_default = 1,
|
356 | 10c144e2 | edgar_igl | }; |
357 | f80f9ec9 | Anthony Liguori | |
358 | f80f9ec9 | Anthony Liguori | static void axisdev88_machine_init(void) |
359 | f80f9ec9 | Anthony Liguori | { |
360 | f80f9ec9 | Anthony Liguori | qemu_register_machine(&axisdev88_machine); |
361 | f80f9ec9 | Anthony Liguori | } |
362 | f80f9ec9 | Anthony Liguori | |
363 | f80f9ec9 | Anthony Liguori | machine_init(axisdev88_machine_init); |