root / hw / parallel.c @ 8109b9b6
History | View | Annotate | Download (16.3 kB)
1 | 6508fe59 | bellard | /*
|
---|---|---|---|
2 | 6508fe59 | bellard | * QEMU Parallel PORT emulation
|
3 | 5fafdf24 | ths | *
|
4 | e57a8c0e | bellard | * Copyright (c) 2003-2005 Fabrice Bellard
|
5 | 5867c88a | ths | * Copyright (c) 2007 Marko Kohtala
|
6 | 5fafdf24 | ths | *
|
7 | 6508fe59 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
8 | 6508fe59 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
9 | 6508fe59 | bellard | * in the Software without restriction, including without limitation the rights
|
10 | 6508fe59 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
11 | 6508fe59 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
12 | 6508fe59 | bellard | * furnished to do so, subject to the following conditions:
|
13 | 6508fe59 | bellard | *
|
14 | 6508fe59 | bellard | * The above copyright notice and this permission notice shall be included in
|
15 | 6508fe59 | bellard | * all copies or substantial portions of the Software.
|
16 | 6508fe59 | bellard | *
|
17 | 6508fe59 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
18 | 6508fe59 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
19 | 6508fe59 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
20 | 6508fe59 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
21 | 6508fe59 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
22 | 6508fe59 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
23 | 6508fe59 | bellard | * THE SOFTWARE.
|
24 | 6508fe59 | bellard | */
|
25 | 87ecb68b | pbrook | #include "hw.h" |
26 | 87ecb68b | pbrook | #include "qemu-char.h" |
27 | 87ecb68b | pbrook | #include "isa.h" |
28 | 87ecb68b | pbrook | #include "pc.h" |
29 | 6508fe59 | bellard | |
30 | 6508fe59 | bellard | //#define DEBUG_PARALLEL
|
31 | 6508fe59 | bellard | |
32 | 5867c88a | ths | #ifdef DEBUG_PARALLEL
|
33 | 5867c88a | ths | #define pdebug(fmt, arg...) printf("pp: " fmt, ##arg) |
34 | 5867c88a | ths | #else
|
35 | 5867c88a | ths | #define pdebug(fmt, arg...) ((void)0) |
36 | 5867c88a | ths | #endif
|
37 | 5867c88a | ths | |
38 | 5867c88a | ths | #define PARA_REG_DATA 0 |
39 | 5867c88a | ths | #define PARA_REG_STS 1 |
40 | 5867c88a | ths | #define PARA_REG_CTR 2 |
41 | 5867c88a | ths | #define PARA_REG_EPP_ADDR 3 |
42 | 5867c88a | ths | #define PARA_REG_EPP_DATA 4 |
43 | 5867c88a | ths | |
44 | 6508fe59 | bellard | /*
|
45 | 6508fe59 | bellard | * These are the definitions for the Printer Status Register
|
46 | 6508fe59 | bellard | */
|
47 | 6508fe59 | bellard | #define PARA_STS_BUSY 0x80 /* Busy complement */ |
48 | 6508fe59 | bellard | #define PARA_STS_ACK 0x40 /* Acknowledge */ |
49 | 6508fe59 | bellard | #define PARA_STS_PAPER 0x20 /* Out of paper */ |
50 | 6508fe59 | bellard | #define PARA_STS_ONLINE 0x10 /* Online */ |
51 | 6508fe59 | bellard | #define PARA_STS_ERROR 0x08 /* Error complement */ |
52 | 5867c88a | ths | #define PARA_STS_TMOUT 0x01 /* EPP timeout */ |
53 | 6508fe59 | bellard | |
54 | 6508fe59 | bellard | /*
|
55 | 6508fe59 | bellard | * These are the definitions for the Printer Control Register
|
56 | 6508fe59 | bellard | */
|
57 | 5867c88a | ths | #define PARA_CTR_DIR 0x20 /* Direction (1=read, 0=write) */ |
58 | 6508fe59 | bellard | #define PARA_CTR_INTEN 0x10 /* IRQ Enable */ |
59 | 6508fe59 | bellard | #define PARA_CTR_SELECT 0x08 /* Select In complement */ |
60 | 6508fe59 | bellard | #define PARA_CTR_INIT 0x04 /* Initialize Printer complement */ |
61 | 6508fe59 | bellard | #define PARA_CTR_AUTOLF 0x02 /* Auto linefeed complement */ |
62 | 6508fe59 | bellard | #define PARA_CTR_STROBE 0x01 /* Strobe complement */ |
63 | 6508fe59 | bellard | |
64 | 5867c88a | ths | #define PARA_CTR_SIGNAL (PARA_CTR_SELECT|PARA_CTR_INIT|PARA_CTR_AUTOLF|PARA_CTR_STROBE)
|
65 | 5867c88a | ths | |
66 | 6508fe59 | bellard | struct ParallelState {
|
67 | 5867c88a | ths | uint8_t dataw; |
68 | 5867c88a | ths | uint8_t datar; |
69 | 5867c88a | ths | uint8_t status; |
70 | 6508fe59 | bellard | uint8_t control; |
71 | d537cf6c | pbrook | qemu_irq irq; |
72 | 6508fe59 | bellard | int irq_pending;
|
73 | 6508fe59 | bellard | CharDriverState *chr; |
74 | e57a8c0e | bellard | int hw_driver;
|
75 | 5867c88a | ths | int epp_timeout;
|
76 | 5867c88a | ths | uint32_t last_read_offset; /* For debugging */
|
77 | d60532ca | ths | /* Memory-mapped interface */
|
78 | d60532ca | ths | target_phys_addr_t base; |
79 | d60532ca | ths | int it_shift;
|
80 | 6508fe59 | bellard | }; |
81 | 6508fe59 | bellard | |
82 | 6508fe59 | bellard | static void parallel_update_irq(ParallelState *s) |
83 | 6508fe59 | bellard | { |
84 | 6508fe59 | bellard | if (s->irq_pending)
|
85 | d537cf6c | pbrook | qemu_irq_raise(s->irq); |
86 | 6508fe59 | bellard | else
|
87 | d537cf6c | pbrook | qemu_irq_lower(s->irq); |
88 | 6508fe59 | bellard | } |
89 | 6508fe59 | bellard | |
90 | 5867c88a | ths | static void |
91 | 5867c88a | ths | parallel_ioport_write_sw(void *opaque, uint32_t addr, uint32_t val)
|
92 | 6508fe59 | bellard | { |
93 | 6508fe59 | bellard | ParallelState *s = opaque; |
94 | 3b46e624 | ths | |
95 | 5867c88a | ths | pdebug("write addr=0x%02x val=0x%02x\n", addr, val);
|
96 | 5867c88a | ths | |
97 | 5867c88a | ths | addr &= 7;
|
98 | 5867c88a | ths | switch(addr) {
|
99 | 5867c88a | ths | case PARA_REG_DATA:
|
100 | 0fa7f157 | ths | s->dataw = val; |
101 | 0fa7f157 | ths | parallel_update_irq(s); |
102 | 5867c88a | ths | break;
|
103 | 5867c88a | ths | case PARA_REG_CTR:
|
104 | 52ccc5e0 | balrog | val |= 0xc0;
|
105 | 0fa7f157 | ths | if ((val & PARA_CTR_INIT) == 0 ) { |
106 | 0fa7f157 | ths | s->status = PARA_STS_BUSY; |
107 | 0fa7f157 | ths | s->status |= PARA_STS_ACK; |
108 | 0fa7f157 | ths | s->status |= PARA_STS_ONLINE; |
109 | 0fa7f157 | ths | s->status |= PARA_STS_ERROR; |
110 | 0fa7f157 | ths | } |
111 | 0fa7f157 | ths | else if (val & PARA_CTR_SELECT) { |
112 | 0fa7f157 | ths | if (val & PARA_CTR_STROBE) {
|
113 | 0fa7f157 | ths | s->status &= ~PARA_STS_BUSY; |
114 | 0fa7f157 | ths | if ((s->control & PARA_CTR_STROBE) == 0) |
115 | 0fa7f157 | ths | qemu_chr_write(s->chr, &s->dataw, 1);
|
116 | 0fa7f157 | ths | } else {
|
117 | 0fa7f157 | ths | if (s->control & PARA_CTR_INTEN) {
|
118 | 0fa7f157 | ths | s->irq_pending = 1;
|
119 | 0fa7f157 | ths | } |
120 | 0fa7f157 | ths | } |
121 | 0fa7f157 | ths | } |
122 | 0fa7f157 | ths | parallel_update_irq(s); |
123 | 0fa7f157 | ths | s->control = val; |
124 | 5867c88a | ths | break;
|
125 | 5867c88a | ths | } |
126 | 5867c88a | ths | } |
127 | 5867c88a | ths | |
128 | 5867c88a | ths | static void parallel_ioport_write_hw(void *opaque, uint32_t addr, uint32_t val) |
129 | 5867c88a | ths | { |
130 | 5867c88a | ths | ParallelState *s = opaque; |
131 | 5867c88a | ths | uint8_t parm = val; |
132 | 563e3c6e | aurel32 | int dir;
|
133 | 5867c88a | ths | |
134 | 5867c88a | ths | /* Sometimes programs do several writes for timing purposes on old
|
135 | 5867c88a | ths | HW. Take care not to waste time on writes that do nothing. */
|
136 | 5867c88a | ths | |
137 | 5867c88a | ths | s->last_read_offset = ~0U;
|
138 | 5867c88a | ths | |
139 | 6508fe59 | bellard | addr &= 7;
|
140 | 6508fe59 | bellard | switch(addr) {
|
141 | 5867c88a | ths | case PARA_REG_DATA:
|
142 | 5867c88a | ths | if (s->dataw == val)
|
143 | 0fa7f157 | ths | return;
|
144 | 0fa7f157 | ths | pdebug("wd%02x\n", val);
|
145 | 0fa7f157 | ths | qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_WRITE_DATA, &parm); |
146 | 0fa7f157 | ths | s->dataw = val; |
147 | 6508fe59 | bellard | break;
|
148 | 5867c88a | ths | case PARA_REG_STS:
|
149 | 0fa7f157 | ths | pdebug("ws%02x\n", val);
|
150 | 0fa7f157 | ths | if (val & PARA_STS_TMOUT)
|
151 | 0fa7f157 | ths | s->epp_timeout = 0;
|
152 | 0fa7f157 | ths | break;
|
153 | 5867c88a | ths | case PARA_REG_CTR:
|
154 | 5867c88a | ths | val |= 0xc0;
|
155 | 5867c88a | ths | if (s->control == val)
|
156 | 0fa7f157 | ths | return;
|
157 | 0fa7f157 | ths | pdebug("wc%02x\n", val);
|
158 | 563e3c6e | aurel32 | |
159 | 563e3c6e | aurel32 | if ((val & PARA_CTR_DIR) != (s->control & PARA_CTR_DIR)) {
|
160 | 563e3c6e | aurel32 | if (val & PARA_CTR_DIR) {
|
161 | 563e3c6e | aurel32 | dir = 1;
|
162 | 563e3c6e | aurel32 | } else {
|
163 | 563e3c6e | aurel32 | dir = 0;
|
164 | 563e3c6e | aurel32 | } |
165 | 563e3c6e | aurel32 | qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_DATA_DIR, &dir); |
166 | 563e3c6e | aurel32 | parm &= ~PARA_CTR_DIR; |
167 | 563e3c6e | aurel32 | } |
168 | 563e3c6e | aurel32 | |
169 | 0fa7f157 | ths | qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_WRITE_CONTROL, &parm); |
170 | 0fa7f157 | ths | s->control = val; |
171 | 6508fe59 | bellard | break;
|
172 | 5867c88a | ths | case PARA_REG_EPP_ADDR:
|
173 | 0fa7f157 | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != PARA_CTR_INIT)
|
174 | 0fa7f157 | ths | /* Controls not correct for EPP address cycle, so do nothing */
|
175 | 0fa7f157 | ths | pdebug("wa%02x s\n", val);
|
176 | 0fa7f157 | ths | else {
|
177 | 0fa7f157 | ths | struct ParallelIOArg ioarg = { .buffer = &parm, .count = 1 }; |
178 | 0fa7f157 | ths | if (qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_WRITE_ADDR, &ioarg)) {
|
179 | 0fa7f157 | ths | s->epp_timeout = 1;
|
180 | 0fa7f157 | ths | pdebug("wa%02x t\n", val);
|
181 | 0fa7f157 | ths | } |
182 | 0fa7f157 | ths | else
|
183 | 0fa7f157 | ths | pdebug("wa%02x\n", val);
|
184 | 0fa7f157 | ths | } |
185 | 0fa7f157 | ths | break;
|
186 | 5867c88a | ths | case PARA_REG_EPP_DATA:
|
187 | 0fa7f157 | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != PARA_CTR_INIT)
|
188 | 0fa7f157 | ths | /* Controls not correct for EPP data cycle, so do nothing */
|
189 | 0fa7f157 | ths | pdebug("we%02x s\n", val);
|
190 | 0fa7f157 | ths | else {
|
191 | 0fa7f157 | ths | struct ParallelIOArg ioarg = { .buffer = &parm, .count = 1 }; |
192 | 0fa7f157 | ths | if (qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_WRITE, &ioarg)) {
|
193 | 0fa7f157 | ths | s->epp_timeout = 1;
|
194 | 0fa7f157 | ths | pdebug("we%02x t\n", val);
|
195 | 0fa7f157 | ths | } |
196 | 0fa7f157 | ths | else
|
197 | 0fa7f157 | ths | pdebug("we%02x\n", val);
|
198 | 0fa7f157 | ths | } |
199 | 0fa7f157 | ths | break;
|
200 | 5867c88a | ths | } |
201 | 5867c88a | ths | } |
202 | 5867c88a | ths | |
203 | 5867c88a | ths | static void |
204 | 5867c88a | ths | parallel_ioport_eppdata_write_hw2(void *opaque, uint32_t addr, uint32_t val)
|
205 | 5867c88a | ths | { |
206 | 5867c88a | ths | ParallelState *s = opaque; |
207 | 5867c88a | ths | uint16_t eppdata = cpu_to_le16(val); |
208 | 5867c88a | ths | int err;
|
209 | 5867c88a | ths | struct ParallelIOArg ioarg = {
|
210 | 0fa7f157 | ths | .buffer = &eppdata, .count = sizeof(eppdata)
|
211 | 5867c88a | ths | }; |
212 | 5867c88a | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != PARA_CTR_INIT) {
|
213 | 0fa7f157 | ths | /* Controls not correct for EPP data cycle, so do nothing */
|
214 | 0fa7f157 | ths | pdebug("we%04x s\n", val);
|
215 | 0fa7f157 | ths | return;
|
216 | 5867c88a | ths | } |
217 | 5867c88a | ths | err = qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_WRITE, &ioarg); |
218 | 5867c88a | ths | if (err) {
|
219 | 0fa7f157 | ths | s->epp_timeout = 1;
|
220 | 0fa7f157 | ths | pdebug("we%04x t\n", val);
|
221 | 5867c88a | ths | } |
222 | 5867c88a | ths | else
|
223 | 0fa7f157 | ths | pdebug("we%04x\n", val);
|
224 | 5867c88a | ths | } |
225 | 5867c88a | ths | |
226 | 5867c88a | ths | static void |
227 | 5867c88a | ths | parallel_ioport_eppdata_write_hw4(void *opaque, uint32_t addr, uint32_t val)
|
228 | 5867c88a | ths | { |
229 | 5867c88a | ths | ParallelState *s = opaque; |
230 | 5867c88a | ths | uint32_t eppdata = cpu_to_le32(val); |
231 | 5867c88a | ths | int err;
|
232 | 5867c88a | ths | struct ParallelIOArg ioarg = {
|
233 | 0fa7f157 | ths | .buffer = &eppdata, .count = sizeof(eppdata)
|
234 | 5867c88a | ths | }; |
235 | 5867c88a | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != PARA_CTR_INIT) {
|
236 | 0fa7f157 | ths | /* Controls not correct for EPP data cycle, so do nothing */
|
237 | 0fa7f157 | ths | pdebug("we%08x s\n", val);
|
238 | 0fa7f157 | ths | return;
|
239 | 5867c88a | ths | } |
240 | 5867c88a | ths | err = qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_WRITE, &ioarg); |
241 | 5867c88a | ths | if (err) {
|
242 | 0fa7f157 | ths | s->epp_timeout = 1;
|
243 | 0fa7f157 | ths | pdebug("we%08x t\n", val);
|
244 | 6508fe59 | bellard | } |
245 | 5867c88a | ths | else
|
246 | 0fa7f157 | ths | pdebug("we%08x\n", val);
|
247 | 6508fe59 | bellard | } |
248 | 6508fe59 | bellard | |
249 | 5867c88a | ths | static uint32_t parallel_ioport_read_sw(void *opaque, uint32_t addr) |
250 | 6508fe59 | bellard | { |
251 | 6508fe59 | bellard | ParallelState *s = opaque; |
252 | 6508fe59 | bellard | uint32_t ret = 0xff;
|
253 | 6508fe59 | bellard | |
254 | 6508fe59 | bellard | addr &= 7;
|
255 | 6508fe59 | bellard | switch(addr) {
|
256 | 5867c88a | ths | case PARA_REG_DATA:
|
257 | 0fa7f157 | ths | if (s->control & PARA_CTR_DIR)
|
258 | 0fa7f157 | ths | ret = s->datar; |
259 | 0fa7f157 | ths | else
|
260 | 0fa7f157 | ths | ret = s->dataw; |
261 | 6508fe59 | bellard | break;
|
262 | 5867c88a | ths | case PARA_REG_STS:
|
263 | 0fa7f157 | ths | ret = s->status; |
264 | 0fa7f157 | ths | s->irq_pending = 0;
|
265 | 0fa7f157 | ths | if ((s->status & PARA_STS_BUSY) == 0 && (s->control & PARA_CTR_STROBE) == 0) { |
266 | 0fa7f157 | ths | /* XXX Fixme: wait 5 microseconds */
|
267 | 0fa7f157 | ths | if (s->status & PARA_STS_ACK)
|
268 | 0fa7f157 | ths | s->status &= ~PARA_STS_ACK; |
269 | 0fa7f157 | ths | else {
|
270 | 0fa7f157 | ths | /* XXX Fixme: wait 5 microseconds */
|
271 | 0fa7f157 | ths | s->status |= PARA_STS_ACK; |
272 | 0fa7f157 | ths | s->status |= PARA_STS_BUSY; |
273 | 0fa7f157 | ths | } |
274 | 0fa7f157 | ths | } |
275 | 0fa7f157 | ths | parallel_update_irq(s); |
276 | 6508fe59 | bellard | break;
|
277 | 5867c88a | ths | case PARA_REG_CTR:
|
278 | 6508fe59 | bellard | ret = s->control; |
279 | 6508fe59 | bellard | break;
|
280 | 6508fe59 | bellard | } |
281 | 5867c88a | ths | pdebug("read addr=0x%02x val=0x%02x\n", addr, ret);
|
282 | 5867c88a | ths | return ret;
|
283 | 5867c88a | ths | } |
284 | 5867c88a | ths | |
285 | 5867c88a | ths | static uint32_t parallel_ioport_read_hw(void *opaque, uint32_t addr) |
286 | 5867c88a | ths | { |
287 | 5867c88a | ths | ParallelState *s = opaque; |
288 | 5867c88a | ths | uint8_t ret = 0xff;
|
289 | 5867c88a | ths | addr &= 7;
|
290 | 5867c88a | ths | switch(addr) {
|
291 | 5867c88a | ths | case PARA_REG_DATA:
|
292 | 0fa7f157 | ths | qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_READ_DATA, &ret); |
293 | 0fa7f157 | ths | if (s->last_read_offset != addr || s->datar != ret)
|
294 | 0fa7f157 | ths | pdebug("rd%02x\n", ret);
|
295 | 5867c88a | ths | s->datar = ret; |
296 | 5867c88a | ths | break;
|
297 | 5867c88a | ths | case PARA_REG_STS:
|
298 | 0fa7f157 | ths | qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_READ_STATUS, &ret); |
299 | 0fa7f157 | ths | ret &= ~PARA_STS_TMOUT; |
300 | 0fa7f157 | ths | if (s->epp_timeout)
|
301 | 0fa7f157 | ths | ret |= PARA_STS_TMOUT; |
302 | 0fa7f157 | ths | if (s->last_read_offset != addr || s->status != ret)
|
303 | 0fa7f157 | ths | pdebug("rs%02x\n", ret);
|
304 | 0fa7f157 | ths | s->status = ret; |
305 | 5867c88a | ths | break;
|
306 | 5867c88a | ths | case PARA_REG_CTR:
|
307 | 5867c88a | ths | /* s->control has some bits fixed to 1. It is zero only when
|
308 | 0fa7f157 | ths | it has not been yet written to. */
|
309 | 0fa7f157 | ths | if (s->control == 0) { |
310 | 0fa7f157 | ths | qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_READ_CONTROL, &ret); |
311 | 0fa7f157 | ths | if (s->last_read_offset != addr)
|
312 | 0fa7f157 | ths | pdebug("rc%02x\n", ret);
|
313 | 0fa7f157 | ths | s->control = ret; |
314 | 0fa7f157 | ths | } |
315 | 0fa7f157 | ths | else {
|
316 | 0fa7f157 | ths | ret = s->control; |
317 | 0fa7f157 | ths | if (s->last_read_offset != addr)
|
318 | 0fa7f157 | ths | pdebug("rc%02x\n", ret);
|
319 | 0fa7f157 | ths | } |
320 | 5867c88a | ths | break;
|
321 | 5867c88a | ths | case PARA_REG_EPP_ADDR:
|
322 | 0fa7f157 | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != (PARA_CTR_DIR|PARA_CTR_INIT))
|
323 | 0fa7f157 | ths | /* Controls not correct for EPP addr cycle, so do nothing */
|
324 | 0fa7f157 | ths | pdebug("ra%02x s\n", ret);
|
325 | 0fa7f157 | ths | else {
|
326 | 0fa7f157 | ths | struct ParallelIOArg ioarg = { .buffer = &ret, .count = 1 }; |
327 | 0fa7f157 | ths | if (qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_READ_ADDR, &ioarg)) {
|
328 | 0fa7f157 | ths | s->epp_timeout = 1;
|
329 | 0fa7f157 | ths | pdebug("ra%02x t\n", ret);
|
330 | 0fa7f157 | ths | } |
331 | 0fa7f157 | ths | else
|
332 | 0fa7f157 | ths | pdebug("ra%02x\n", ret);
|
333 | 0fa7f157 | ths | } |
334 | 0fa7f157 | ths | break;
|
335 | 5867c88a | ths | case PARA_REG_EPP_DATA:
|
336 | 0fa7f157 | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != (PARA_CTR_DIR|PARA_CTR_INIT))
|
337 | 0fa7f157 | ths | /* Controls not correct for EPP data cycle, so do nothing */
|
338 | 0fa7f157 | ths | pdebug("re%02x s\n", ret);
|
339 | 0fa7f157 | ths | else {
|
340 | 0fa7f157 | ths | struct ParallelIOArg ioarg = { .buffer = &ret, .count = 1 }; |
341 | 0fa7f157 | ths | if (qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_READ, &ioarg)) {
|
342 | 0fa7f157 | ths | s->epp_timeout = 1;
|
343 | 0fa7f157 | ths | pdebug("re%02x t\n", ret);
|
344 | 0fa7f157 | ths | } |
345 | 0fa7f157 | ths | else
|
346 | 0fa7f157 | ths | pdebug("re%02x\n", ret);
|
347 | 0fa7f157 | ths | } |
348 | 0fa7f157 | ths | break;
|
349 | 5867c88a | ths | } |
350 | 5867c88a | ths | s->last_read_offset = addr; |
351 | 5867c88a | ths | return ret;
|
352 | 5867c88a | ths | } |
353 | 5867c88a | ths | |
354 | 5867c88a | ths | static uint32_t
|
355 | 5867c88a | ths | parallel_ioport_eppdata_read_hw2(void *opaque, uint32_t addr)
|
356 | 5867c88a | ths | { |
357 | 5867c88a | ths | ParallelState *s = opaque; |
358 | 5867c88a | ths | uint32_t ret; |
359 | 5867c88a | ths | uint16_t eppdata = ~0;
|
360 | 5867c88a | ths | int err;
|
361 | 5867c88a | ths | struct ParallelIOArg ioarg = {
|
362 | 0fa7f157 | ths | .buffer = &eppdata, .count = sizeof(eppdata)
|
363 | 5867c88a | ths | }; |
364 | 5867c88a | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != (PARA_CTR_DIR|PARA_CTR_INIT)) {
|
365 | 0fa7f157 | ths | /* Controls not correct for EPP data cycle, so do nothing */
|
366 | 0fa7f157 | ths | pdebug("re%04x s\n", eppdata);
|
367 | 0fa7f157 | ths | return eppdata;
|
368 | 5867c88a | ths | } |
369 | 5867c88a | ths | err = qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_READ, &ioarg); |
370 | 5867c88a | ths | ret = le16_to_cpu(eppdata); |
371 | 5867c88a | ths | |
372 | 5867c88a | ths | if (err) {
|
373 | 0fa7f157 | ths | s->epp_timeout = 1;
|
374 | 0fa7f157 | ths | pdebug("re%04x t\n", ret);
|
375 | 5867c88a | ths | } |
376 | 5867c88a | ths | else
|
377 | 0fa7f157 | ths | pdebug("re%04x\n", ret);
|
378 | 5867c88a | ths | return ret;
|
379 | 5867c88a | ths | } |
380 | 5867c88a | ths | |
381 | 5867c88a | ths | static uint32_t
|
382 | 5867c88a | ths | parallel_ioport_eppdata_read_hw4(void *opaque, uint32_t addr)
|
383 | 5867c88a | ths | { |
384 | 5867c88a | ths | ParallelState *s = opaque; |
385 | 5867c88a | ths | uint32_t ret; |
386 | 5867c88a | ths | uint32_t eppdata = ~0U;
|
387 | 5867c88a | ths | int err;
|
388 | 5867c88a | ths | struct ParallelIOArg ioarg = {
|
389 | 0fa7f157 | ths | .buffer = &eppdata, .count = sizeof(eppdata)
|
390 | 5867c88a | ths | }; |
391 | 5867c88a | ths | if ((s->control & (PARA_CTR_DIR|PARA_CTR_SIGNAL)) != (PARA_CTR_DIR|PARA_CTR_INIT)) {
|
392 | 0fa7f157 | ths | /* Controls not correct for EPP data cycle, so do nothing */
|
393 | 0fa7f157 | ths | pdebug("re%08x s\n", eppdata);
|
394 | 0fa7f157 | ths | return eppdata;
|
395 | 5867c88a | ths | } |
396 | 5867c88a | ths | err = qemu_chr_ioctl(s->chr, CHR_IOCTL_PP_EPP_READ, &ioarg); |
397 | 5867c88a | ths | ret = le32_to_cpu(eppdata); |
398 | 5867c88a | ths | |
399 | 5867c88a | ths | if (err) {
|
400 | 0fa7f157 | ths | s->epp_timeout = 1;
|
401 | 0fa7f157 | ths | pdebug("re%08x t\n", ret);
|
402 | 5867c88a | ths | } |
403 | 5867c88a | ths | else
|
404 | 0fa7f157 | ths | pdebug("re%08x\n", ret);
|
405 | 5867c88a | ths | return ret;
|
406 | 5867c88a | ths | } |
407 | 5867c88a | ths | |
408 | 5867c88a | ths | static void parallel_ioport_ecp_write(void *opaque, uint32_t addr, uint32_t val) |
409 | 5867c88a | ths | { |
410 | 5867c88a | ths | addr &= 7;
|
411 | 5867c88a | ths | pdebug("wecp%d=%02x\n", addr, val);
|
412 | 5867c88a | ths | } |
413 | 5867c88a | ths | |
414 | 5867c88a | ths | static uint32_t parallel_ioport_ecp_read(void *opaque, uint32_t addr) |
415 | 5867c88a | ths | { |
416 | 5867c88a | ths | uint8_t ret = 0xff;
|
417 | 5867c88a | ths | addr &= 7;
|
418 | 5867c88a | ths | pdebug("recp%d:%02x\n", addr, ret);
|
419 | 6508fe59 | bellard | return ret;
|
420 | 6508fe59 | bellard | } |
421 | 6508fe59 | bellard | |
422 | d60532ca | ths | static void parallel_reset(ParallelState *s, qemu_irq irq, CharDriverState *chr) |
423 | 6508fe59 | bellard | { |
424 | 5867c88a | ths | s->datar = ~0;
|
425 | 5867c88a | ths | s->dataw = ~0;
|
426 | 6508fe59 | bellard | s->status = PARA_STS_BUSY; |
427 | 6508fe59 | bellard | s->status |= PARA_STS_ACK; |
428 | 6508fe59 | bellard | s->status |= PARA_STS_ONLINE; |
429 | 6508fe59 | bellard | s->status |= PARA_STS_ERROR; |
430 | 52ccc5e0 | balrog | s->status |= PARA_STS_TMOUT; |
431 | 6508fe59 | bellard | s->control = PARA_CTR_SELECT; |
432 | 6508fe59 | bellard | s->control |= PARA_CTR_INIT; |
433 | 52ccc5e0 | balrog | s->control |= 0xc0;
|
434 | 5867c88a | ths | s->irq = irq; |
435 | 5867c88a | ths | s->irq_pending = 0;
|
436 | 5867c88a | ths | s->chr = chr; |
437 | 5867c88a | ths | s->hw_driver = 0;
|
438 | 5867c88a | ths | s->epp_timeout = 0;
|
439 | 5867c88a | ths | s->last_read_offset = ~0U;
|
440 | d60532ca | ths | } |
441 | d60532ca | ths | |
442 | d60532ca | ths | /* If fd is zero, it means that the parallel device uses the console */
|
443 | d60532ca | ths | ParallelState *parallel_init(int base, qemu_irq irq, CharDriverState *chr)
|
444 | d60532ca | ths | { |
445 | d60532ca | ths | ParallelState *s; |
446 | d60532ca | ths | uint8_t dummy; |
447 | d60532ca | ths | |
448 | d60532ca | ths | s = qemu_mallocz(sizeof(ParallelState));
|
449 | d60532ca | ths | if (!s)
|
450 | d60532ca | ths | return NULL; |
451 | d60532ca | ths | parallel_reset(s, irq, chr); |
452 | 6508fe59 | bellard | |
453 | 5867c88a | ths | if (qemu_chr_ioctl(chr, CHR_IOCTL_PP_READ_STATUS, &dummy) == 0) { |
454 | 5867c88a | ths | s->hw_driver = 1;
|
455 | 0fa7f157 | ths | s->status = dummy; |
456 | 5867c88a | ths | } |
457 | 5867c88a | ths | |
458 | 5867c88a | ths | if (s->hw_driver) {
|
459 | 0fa7f157 | ths | register_ioport_write(base, 8, 1, parallel_ioport_write_hw, s); |
460 | 0fa7f157 | ths | register_ioport_read(base, 8, 1, parallel_ioport_read_hw, s); |
461 | 0fa7f157 | ths | register_ioport_write(base+4, 1, 2, parallel_ioport_eppdata_write_hw2, s); |
462 | 0fa7f157 | ths | register_ioport_read(base+4, 1, 2, parallel_ioport_eppdata_read_hw2, s); |
463 | 0fa7f157 | ths | register_ioport_write(base+4, 1, 4, parallel_ioport_eppdata_write_hw4, s); |
464 | 0fa7f157 | ths | register_ioport_read(base+4, 1, 4, parallel_ioport_eppdata_read_hw4, s); |
465 | 0fa7f157 | ths | register_ioport_write(base+0x400, 8, 1, parallel_ioport_ecp_write, s); |
466 | 0fa7f157 | ths | register_ioport_read(base+0x400, 8, 1, parallel_ioport_ecp_read, s); |
467 | 5867c88a | ths | } |
468 | 5867c88a | ths | else {
|
469 | 0fa7f157 | ths | register_ioport_write(base, 8, 1, parallel_ioport_write_sw, s); |
470 | 0fa7f157 | ths | register_ioport_read(base, 8, 1, parallel_ioport_read_sw, s); |
471 | 5867c88a | ths | } |
472 | 6508fe59 | bellard | return s;
|
473 | 6508fe59 | bellard | } |
474 | d60532ca | ths | |
475 | d60532ca | ths | /* Memory mapped interface */
|
476 | 9596ebb7 | pbrook | static uint32_t parallel_mm_readb (void *opaque, target_phys_addr_t addr) |
477 | d60532ca | ths | { |
478 | d60532ca | ths | ParallelState *s = opaque; |
479 | d60532ca | ths | |
480 | d60532ca | ths | return parallel_ioport_read_sw(s, (addr - s->base) >> s->it_shift) & 0xFF; |
481 | d60532ca | ths | } |
482 | d60532ca | ths | |
483 | 9596ebb7 | pbrook | static void parallel_mm_writeb (void *opaque, |
484 | 9596ebb7 | pbrook | target_phys_addr_t addr, uint32_t value) |
485 | d60532ca | ths | { |
486 | d60532ca | ths | ParallelState *s = opaque; |
487 | d60532ca | ths | |
488 | d60532ca | ths | parallel_ioport_write_sw(s, (addr - s->base) >> s->it_shift, value & 0xFF);
|
489 | d60532ca | ths | } |
490 | d60532ca | ths | |
491 | 9596ebb7 | pbrook | static uint32_t parallel_mm_readw (void *opaque, target_phys_addr_t addr) |
492 | d60532ca | ths | { |
493 | d60532ca | ths | ParallelState *s = opaque; |
494 | d60532ca | ths | |
495 | d60532ca | ths | return parallel_ioport_read_sw(s, (addr - s->base) >> s->it_shift) & 0xFFFF; |
496 | d60532ca | ths | } |
497 | d60532ca | ths | |
498 | 9596ebb7 | pbrook | static void parallel_mm_writew (void *opaque, |
499 | 9596ebb7 | pbrook | target_phys_addr_t addr, uint32_t value) |
500 | d60532ca | ths | { |
501 | d60532ca | ths | ParallelState *s = opaque; |
502 | d60532ca | ths | |
503 | d60532ca | ths | parallel_ioport_write_sw(s, (addr - s->base) >> s->it_shift, value & 0xFFFF);
|
504 | d60532ca | ths | } |
505 | d60532ca | ths | |
506 | 9596ebb7 | pbrook | static uint32_t parallel_mm_readl (void *opaque, target_phys_addr_t addr) |
507 | d60532ca | ths | { |
508 | d60532ca | ths | ParallelState *s = opaque; |
509 | d60532ca | ths | |
510 | d60532ca | ths | return parallel_ioport_read_sw(s, (addr - s->base) >> s->it_shift);
|
511 | d60532ca | ths | } |
512 | d60532ca | ths | |
513 | 9596ebb7 | pbrook | static void parallel_mm_writel (void *opaque, |
514 | 9596ebb7 | pbrook | target_phys_addr_t addr, uint32_t value) |
515 | d60532ca | ths | { |
516 | d60532ca | ths | ParallelState *s = opaque; |
517 | d60532ca | ths | |
518 | d60532ca | ths | parallel_ioport_write_sw(s, (addr - s->base) >> s->it_shift, value); |
519 | d60532ca | ths | } |
520 | d60532ca | ths | |
521 | d60532ca | ths | static CPUReadMemoryFunc *parallel_mm_read_sw[] = {
|
522 | d60532ca | ths | ¶llel_mm_readb, |
523 | d60532ca | ths | ¶llel_mm_readw, |
524 | d60532ca | ths | ¶llel_mm_readl, |
525 | d60532ca | ths | }; |
526 | d60532ca | ths | |
527 | d60532ca | ths | static CPUWriteMemoryFunc *parallel_mm_write_sw[] = {
|
528 | d60532ca | ths | ¶llel_mm_writeb, |
529 | d60532ca | ths | ¶llel_mm_writew, |
530 | d60532ca | ths | ¶llel_mm_writel, |
531 | d60532ca | ths | }; |
532 | d60532ca | ths | |
533 | d60532ca | ths | /* If fd is zero, it means that the parallel device uses the console */
|
534 | d60532ca | ths | ParallelState *parallel_mm_init(target_phys_addr_t base, int it_shift, qemu_irq irq, CharDriverState *chr)
|
535 | d60532ca | ths | { |
536 | d60532ca | ths | ParallelState *s; |
537 | d60532ca | ths | int io_sw;
|
538 | d60532ca | ths | |
539 | d60532ca | ths | s = qemu_mallocz(sizeof(ParallelState));
|
540 | d60532ca | ths | if (!s)
|
541 | d60532ca | ths | return NULL; |
542 | d60532ca | ths | parallel_reset(s, irq, chr); |
543 | d60532ca | ths | s->base = base; |
544 | d60532ca | ths | s->it_shift = it_shift; |
545 | d60532ca | ths | |
546 | d60532ca | ths | io_sw = cpu_register_io_memory(0, parallel_mm_read_sw, parallel_mm_write_sw, s);
|
547 | d60532ca | ths | cpu_register_physical_memory(base, 8 << it_shift, io_sw);
|
548 | d60532ca | ths | return s;
|
549 | d60532ca | ths | } |