root / target-sparc / cpu.h @ 856ae5c3
History | View | Annotate | Download (15.5 kB)
1 | 7a3f1944 | bellard | #ifndef CPU_SPARC_H
|
---|---|---|---|
2 | 7a3f1944 | bellard | #define CPU_SPARC_H
|
3 | 7a3f1944 | bellard | |
4 | af7bf89b | bellard | #include "config.h" |
5 | af7bf89b | bellard | |
6 | af7bf89b | bellard | #if !defined(TARGET_SPARC64)
|
7 | 3cf1e035 | bellard | #define TARGET_LONG_BITS 32 |
8 | af7bf89b | bellard | #define TARGET_FPREGS 32 |
9 | 83469015 | bellard | #define TARGET_PAGE_BITS 12 /* 4k */ |
10 | af7bf89b | bellard | #else
|
11 | af7bf89b | bellard | #define TARGET_LONG_BITS 64 |
12 | af7bf89b | bellard | #define TARGET_FPREGS 64 |
13 | 33b37802 | blueswir1 | #define TARGET_PAGE_BITS 13 /* 8k */ |
14 | af7bf89b | bellard | #endif
|
15 | 3cf1e035 | bellard | |
16 | 92b72cbc | blueswir1 | #define TARGET_PHYS_ADDR_BITS 64 |
17 | 92b72cbc | blueswir1 | |
18 | c2764719 | pbrook | #define CPUState struct CPUSPARCState |
19 | c2764719 | pbrook | |
20 | 7a3f1944 | bellard | #include "cpu-defs.h" |
21 | 7a3f1944 | bellard | |
22 | 7a0e1f41 | bellard | #include "softfloat.h" |
23 | 7a0e1f41 | bellard | |
24 | 1fddef4b | bellard | #define TARGET_HAS_ICE 1 |
25 | 1fddef4b | bellard | |
26 | 9042c0e2 | ths | #if !defined(TARGET_SPARC64)
|
27 | 0f8a249a | blueswir1 | #define ELF_MACHINE EM_SPARC
|
28 | 9042c0e2 | ths | #else
|
29 | 0f8a249a | blueswir1 | #define ELF_MACHINE EM_SPARCV9
|
30 | 9042c0e2 | ths | #endif
|
31 | 9042c0e2 | ths | |
32 | 7a3f1944 | bellard | /*#define EXCP_INTERRUPT 0x100*/
|
33 | 7a3f1944 | bellard | |
34 | cf495bcf | bellard | /* trap definitions */
|
35 | 3475187d | bellard | #ifndef TARGET_SPARC64
|
36 | 878d3096 | bellard | #define TT_TFAULT 0x01 |
37 | cf495bcf | bellard | #define TT_ILL_INSN 0x02 |
38 | e8af50a3 | bellard | #define TT_PRIV_INSN 0x03 |
39 | e80cfcfc | bellard | #define TT_NFPU_INSN 0x04 |
40 | cf495bcf | bellard | #define TT_WIN_OVF 0x05 |
41 | 5fafdf24 | ths | #define TT_WIN_UNF 0x06 |
42 | d2889a3e | blueswir1 | #define TT_UNALIGNED 0x07 |
43 | e8af50a3 | bellard | #define TT_FP_EXCP 0x08 |
44 | 878d3096 | bellard | #define TT_DFAULT 0x09 |
45 | e32f879d | blueswir1 | #define TT_TOVF 0x0a |
46 | 878d3096 | bellard | #define TT_EXTINT 0x10 |
47 | 1b2e93c1 | blueswir1 | #define TT_CODE_ACCESS 0x21 |
48 | 64a88d5d | blueswir1 | #define TT_UNIMP_FLUSH 0x25 |
49 | b4f0a316 | blueswir1 | #define TT_DATA_ACCESS 0x29 |
50 | cf495bcf | bellard | #define TT_DIV_ZERO 0x2a |
51 | fcc72045 | blueswir1 | #define TT_NCP_INSN 0x24 |
52 | cf495bcf | bellard | #define TT_TRAP 0x80 |
53 | 3475187d | bellard | #else
|
54 | 3475187d | bellard | #define TT_TFAULT 0x08 |
55 | 1b2e93c1 | blueswir1 | #define TT_CODE_ACCESS 0x0a |
56 | 3475187d | bellard | #define TT_ILL_INSN 0x10 |
57 | 64a88d5d | blueswir1 | #define TT_UNIMP_FLUSH TT_ILL_INSN
|
58 | 3475187d | bellard | #define TT_PRIV_INSN 0x11 |
59 | 3475187d | bellard | #define TT_NFPU_INSN 0x20 |
60 | 3475187d | bellard | #define TT_FP_EXCP 0x21 |
61 | e32f879d | blueswir1 | #define TT_TOVF 0x23 |
62 | 3475187d | bellard | #define TT_CLRWIN 0x24 |
63 | 3475187d | bellard | #define TT_DIV_ZERO 0x28 |
64 | 3475187d | bellard | #define TT_DFAULT 0x30 |
65 | b4f0a316 | blueswir1 | #define TT_DATA_ACCESS 0x32 |
66 | d2889a3e | blueswir1 | #define TT_UNALIGNED 0x34 |
67 | 83469015 | bellard | #define TT_PRIV_ACT 0x37 |
68 | 3475187d | bellard | #define TT_EXTINT 0x40 |
69 | 74b9decc | blueswir1 | #define TT_IVEC 0x60 |
70 | e19e4efe | blueswir1 | #define TT_TMISS 0x64 |
71 | e19e4efe | blueswir1 | #define TT_DMISS 0x68 |
72 | 74b9decc | blueswir1 | #define TT_DPROT 0x6c |
73 | 3475187d | bellard | #define TT_SPILL 0x80 |
74 | 3475187d | bellard | #define TT_FILL 0xc0 |
75 | 3475187d | bellard | #define TT_WOTHER 0x10 |
76 | 3475187d | bellard | #define TT_TRAP 0x100 |
77 | 3475187d | bellard | #endif
|
78 | 7a3f1944 | bellard | |
79 | 4b8b8b76 | blueswir1 | #define PSR_NEG_SHIFT 23 |
80 | 4b8b8b76 | blueswir1 | #define PSR_NEG (1 << PSR_NEG_SHIFT) |
81 | 4b8b8b76 | blueswir1 | #define PSR_ZERO_SHIFT 22 |
82 | 4b8b8b76 | blueswir1 | #define PSR_ZERO (1 << PSR_ZERO_SHIFT) |
83 | 4b8b8b76 | blueswir1 | #define PSR_OVF_SHIFT 21 |
84 | 4b8b8b76 | blueswir1 | #define PSR_OVF (1 << PSR_OVF_SHIFT) |
85 | 4b8b8b76 | blueswir1 | #define PSR_CARRY_SHIFT 20 |
86 | 4b8b8b76 | blueswir1 | #define PSR_CARRY (1 << PSR_CARRY_SHIFT) |
87 | e8af50a3 | bellard | #define PSR_ICC (PSR_NEG|PSR_ZERO|PSR_OVF|PSR_CARRY)
|
88 | e80cfcfc | bellard | #define PSR_EF (1<<12) |
89 | e80cfcfc | bellard | #define PSR_PIL 0xf00 |
90 | e8af50a3 | bellard | #define PSR_S (1<<7) |
91 | e8af50a3 | bellard | #define PSR_PS (1<<6) |
92 | e8af50a3 | bellard | #define PSR_ET (1<<5) |
93 | e8af50a3 | bellard | #define PSR_CWP 0x1f |
94 | e8af50a3 | bellard | |
95 | e8af50a3 | bellard | /* Trap base register */
|
96 | e8af50a3 | bellard | #define TBR_BASE_MASK 0xfffff000 |
97 | e8af50a3 | bellard | |
98 | 3475187d | bellard | #if defined(TARGET_SPARC64)
|
99 | 83469015 | bellard | #define PS_IG (1<<11) |
100 | 83469015 | bellard | #define PS_MG (1<<10) |
101 | 6ef905f6 | blueswir1 | #define PS_RMO (1<<7) |
102 | 83469015 | bellard | #define PS_RED (1<<5) |
103 | 3475187d | bellard | #define PS_PEF (1<<4) |
104 | 3475187d | bellard | #define PS_AM (1<<3) |
105 | 3475187d | bellard | #define PS_PRIV (1<<2) |
106 | 3475187d | bellard | #define PS_IE (1<<1) |
107 | 83469015 | bellard | #define PS_AG (1<<0) |
108 | a80dde08 | bellard | |
109 | a80dde08 | bellard | #define FPRS_FEF (1<<2) |
110 | 6f27aba6 | blueswir1 | |
111 | 6f27aba6 | blueswir1 | #define HS_PRIV (1<<2) |
112 | 3475187d | bellard | #endif
|
113 | 3475187d | bellard | |
114 | e8af50a3 | bellard | /* Fcc */
|
115 | ba6a9d8c | blueswir1 | #define FSR_RD1 (1ULL << 31) |
116 | ba6a9d8c | blueswir1 | #define FSR_RD0 (1ULL << 30) |
117 | e8af50a3 | bellard | #define FSR_RD_MASK (FSR_RD1 | FSR_RD0)
|
118 | e8af50a3 | bellard | #define FSR_RD_NEAREST 0 |
119 | e8af50a3 | bellard | #define FSR_RD_ZERO FSR_RD0
|
120 | e8af50a3 | bellard | #define FSR_RD_POS FSR_RD1
|
121 | e8af50a3 | bellard | #define FSR_RD_NEG (FSR_RD1 | FSR_RD0)
|
122 | e8af50a3 | bellard | |
123 | ba6a9d8c | blueswir1 | #define FSR_NVM (1ULL << 27) |
124 | ba6a9d8c | blueswir1 | #define FSR_OFM (1ULL << 26) |
125 | ba6a9d8c | blueswir1 | #define FSR_UFM (1ULL << 25) |
126 | ba6a9d8c | blueswir1 | #define FSR_DZM (1ULL << 24) |
127 | ba6a9d8c | blueswir1 | #define FSR_NXM (1ULL << 23) |
128 | e8af50a3 | bellard | #define FSR_TEM_MASK (FSR_NVM | FSR_OFM | FSR_UFM | FSR_DZM | FSR_NXM)
|
129 | e8af50a3 | bellard | |
130 | ba6a9d8c | blueswir1 | #define FSR_NVA (1ULL << 9) |
131 | ba6a9d8c | blueswir1 | #define FSR_OFA (1ULL << 8) |
132 | ba6a9d8c | blueswir1 | #define FSR_UFA (1ULL << 7) |
133 | ba6a9d8c | blueswir1 | #define FSR_DZA (1ULL << 6) |
134 | ba6a9d8c | blueswir1 | #define FSR_NXA (1ULL << 5) |
135 | e8af50a3 | bellard | #define FSR_AEXC_MASK (FSR_NVA | FSR_OFA | FSR_UFA | FSR_DZA | FSR_NXA)
|
136 | e8af50a3 | bellard | |
137 | ba6a9d8c | blueswir1 | #define FSR_NVC (1ULL << 4) |
138 | ba6a9d8c | blueswir1 | #define FSR_OFC (1ULL << 3) |
139 | ba6a9d8c | blueswir1 | #define FSR_UFC (1ULL << 2) |
140 | ba6a9d8c | blueswir1 | #define FSR_DZC (1ULL << 1) |
141 | ba6a9d8c | blueswir1 | #define FSR_NXC (1ULL << 0) |
142 | e8af50a3 | bellard | #define FSR_CEXC_MASK (FSR_NVC | FSR_OFC | FSR_UFC | FSR_DZC | FSR_NXC)
|
143 | e8af50a3 | bellard | |
144 | ba6a9d8c | blueswir1 | #define FSR_FTT2 (1ULL << 16) |
145 | ba6a9d8c | blueswir1 | #define FSR_FTT1 (1ULL << 15) |
146 | ba6a9d8c | blueswir1 | #define FSR_FTT0 (1ULL << 14) |
147 | 47ad35f1 | blueswir1 | //gcc warns about constant overflow for ~FSR_FTT_MASK
|
148 | 47ad35f1 | blueswir1 | //#define FSR_FTT_MASK (FSR_FTT2 | FSR_FTT1 | FSR_FTT0)
|
149 | 47ad35f1 | blueswir1 | #ifdef TARGET_SPARC64
|
150 | 47ad35f1 | blueswir1 | #define FSR_FTT_NMASK 0xfffffffffffe3fffULL |
151 | 47ad35f1 | blueswir1 | #define FSR_FTT_CEXC_NMASK 0xfffffffffffe3fe0ULL |
152 | 3a3b925d | blueswir1 | #define FSR_LDFSR_OLDMASK 0x0000003f000fc000ULL |
153 | 3a3b925d | blueswir1 | #define FSR_LDXFSR_MASK 0x0000003fcfc00fffULL |
154 | 3a3b925d | blueswir1 | #define FSR_LDXFSR_OLDMASK 0x00000000000fc000ULL |
155 | 47ad35f1 | blueswir1 | #else
|
156 | 47ad35f1 | blueswir1 | #define FSR_FTT_NMASK 0xfffe3fffULL |
157 | 47ad35f1 | blueswir1 | #define FSR_FTT_CEXC_NMASK 0xfffe3fe0ULL |
158 | 3a3b925d | blueswir1 | #define FSR_LDFSR_OLDMASK 0x000fc000ULL |
159 | 47ad35f1 | blueswir1 | #endif
|
160 | 3a3b925d | blueswir1 | #define FSR_LDFSR_MASK 0xcfc00fffULL |
161 | ba6a9d8c | blueswir1 | #define FSR_FTT_IEEE_EXCP (1ULL << 14) |
162 | ba6a9d8c | blueswir1 | #define FSR_FTT_UNIMPFPOP (3ULL << 14) |
163 | ba6a9d8c | blueswir1 | #define FSR_FTT_SEQ_ERROR (4ULL << 14) |
164 | ba6a9d8c | blueswir1 | #define FSR_FTT_INVAL_FPR (6ULL << 14) |
165 | e8af50a3 | bellard | |
166 | 4b8b8b76 | blueswir1 | #define FSR_FCC1_SHIFT 11 |
167 | ba6a9d8c | blueswir1 | #define FSR_FCC1 (1ULL << FSR_FCC1_SHIFT) |
168 | 4b8b8b76 | blueswir1 | #define FSR_FCC0_SHIFT 10 |
169 | ba6a9d8c | blueswir1 | #define FSR_FCC0 (1ULL << FSR_FCC0_SHIFT) |
170 | e8af50a3 | bellard | |
171 | e8af50a3 | bellard | /* MMU */
|
172 | 0f8a249a | blueswir1 | #define MMU_E (1<<0) |
173 | 0f8a249a | blueswir1 | #define MMU_NF (1<<1) |
174 | e8af50a3 | bellard | |
175 | e8af50a3 | bellard | #define PTE_ENTRYTYPE_MASK 3 |
176 | e8af50a3 | bellard | #define PTE_ACCESS_MASK 0x1c |
177 | e8af50a3 | bellard | #define PTE_ACCESS_SHIFT 2 |
178 | 8d5f07fa | bellard | #define PTE_PPN_SHIFT 7 |
179 | e8af50a3 | bellard | #define PTE_ADDR_MASK 0xffffff00 |
180 | e8af50a3 | bellard | |
181 | 0f8a249a | blueswir1 | #define PG_ACCESSED_BIT 5 |
182 | 0f8a249a | blueswir1 | #define PG_MODIFIED_BIT 6 |
183 | e8af50a3 | bellard | #define PG_CACHE_BIT 7 |
184 | e8af50a3 | bellard | |
185 | e8af50a3 | bellard | #define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT) |
186 | e8af50a3 | bellard | #define PG_MODIFIED_MASK (1 << PG_MODIFIED_BIT) |
187 | e8af50a3 | bellard | #define PG_CACHE_MASK (1 << PG_CACHE_BIT) |
188 | e8af50a3 | bellard | |
189 | 1a14026e | blueswir1 | /* 3 <= NWINDOWS <= 32. */
|
190 | 1a14026e | blueswir1 | #define MIN_NWINDOWS 3 |
191 | 1a14026e | blueswir1 | #define MAX_NWINDOWS 32 |
192 | cf495bcf | bellard | |
193 | 6f27aba6 | blueswir1 | #if !defined(TARGET_SPARC64)
|
194 | 6ebbf390 | j_mayer | #define NB_MMU_MODES 2 |
195 | 6f27aba6 | blueswir1 | #else
|
196 | 6f27aba6 | blueswir1 | #define NB_MMU_MODES 3 |
197 | 375ee38b | blueswir1 | typedef struct trap_state { |
198 | 375ee38b | blueswir1 | uint64_t tpc; |
199 | 375ee38b | blueswir1 | uint64_t tnpc; |
200 | 375ee38b | blueswir1 | uint64_t tstate; |
201 | 375ee38b | blueswir1 | uint32_t tt; |
202 | 375ee38b | blueswir1 | } trap_state; |
203 | 6f27aba6 | blueswir1 | #endif
|
204 | 6ebbf390 | j_mayer | |
205 | 5578ceab | blueswir1 | typedef struct sparc_def_t { |
206 | 5578ceab | blueswir1 | const char *name; |
207 | 5578ceab | blueswir1 | target_ulong iu_version; |
208 | 5578ceab | blueswir1 | uint32_t fpu_version; |
209 | 5578ceab | blueswir1 | uint32_t mmu_version; |
210 | 5578ceab | blueswir1 | uint32_t mmu_bm; |
211 | 5578ceab | blueswir1 | uint32_t mmu_ctpr_mask; |
212 | 5578ceab | blueswir1 | uint32_t mmu_cxr_mask; |
213 | 5578ceab | blueswir1 | uint32_t mmu_sfsr_mask; |
214 | 5578ceab | blueswir1 | uint32_t mmu_trcr_mask; |
215 | 963262de | blueswir1 | uint32_t mxcc_version; |
216 | 5578ceab | blueswir1 | uint32_t features; |
217 | 5578ceab | blueswir1 | uint32_t nwindows; |
218 | 5578ceab | blueswir1 | uint32_t maxtl; |
219 | 5578ceab | blueswir1 | } sparc_def_t; |
220 | 5578ceab | blueswir1 | |
221 | 5578ceab | blueswir1 | #define CPU_FEATURE_FLOAT (1 << 0) |
222 | 5578ceab | blueswir1 | #define CPU_FEATURE_FLOAT128 (1 << 1) |
223 | 5578ceab | blueswir1 | #define CPU_FEATURE_SWAP (1 << 2) |
224 | 5578ceab | blueswir1 | #define CPU_FEATURE_MUL (1 << 3) |
225 | 5578ceab | blueswir1 | #define CPU_FEATURE_DIV (1 << 4) |
226 | 5578ceab | blueswir1 | #define CPU_FEATURE_FLUSH (1 << 5) |
227 | 5578ceab | blueswir1 | #define CPU_FEATURE_FSQRT (1 << 6) |
228 | 5578ceab | blueswir1 | #define CPU_FEATURE_FMUL (1 << 7) |
229 | 5578ceab | blueswir1 | #define CPU_FEATURE_VIS1 (1 << 8) |
230 | 5578ceab | blueswir1 | #define CPU_FEATURE_VIS2 (1 << 9) |
231 | 5578ceab | blueswir1 | #define CPU_FEATURE_FSMULD (1 << 10) |
232 | 5578ceab | blueswir1 | #define CPU_FEATURE_HYPV (1 << 11) |
233 | 5578ceab | blueswir1 | #define CPU_FEATURE_CMT (1 << 12) |
234 | 5578ceab | blueswir1 | #define CPU_FEATURE_GL (1 << 13) |
235 | 5578ceab | blueswir1 | #ifndef TARGET_SPARC64
|
236 | 5578ceab | blueswir1 | #define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | \
|
237 | 5578ceab | blueswir1 | CPU_FEATURE_MUL | CPU_FEATURE_DIV | \ |
238 | 5578ceab | blueswir1 | CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \ |
239 | 5578ceab | blueswir1 | CPU_FEATURE_FMUL | CPU_FEATURE_FSMULD) |
240 | 5578ceab | blueswir1 | #else
|
241 | 5578ceab | blueswir1 | #define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | \
|
242 | 5578ceab | blueswir1 | CPU_FEATURE_MUL | CPU_FEATURE_DIV | \ |
243 | 5578ceab | blueswir1 | CPU_FEATURE_FLUSH | CPU_FEATURE_FSQRT | \ |
244 | 5578ceab | blueswir1 | CPU_FEATURE_FMUL | CPU_FEATURE_VIS1 | \ |
245 | 5578ceab | blueswir1 | CPU_FEATURE_VIS2 | CPU_FEATURE_FSMULD) |
246 | 5578ceab | blueswir1 | enum {
|
247 | 5578ceab | blueswir1 | mmu_us_12, // Ultrasparc < III (64 entry TLB)
|
248 | 5578ceab | blueswir1 | mmu_us_3, // Ultrasparc III (512 entry TLB)
|
249 | 5578ceab | blueswir1 | mmu_us_4, // Ultrasparc IV (several TLBs, 32 and 256MB pages)
|
250 | 5578ceab | blueswir1 | mmu_sun4v, // T1, T2
|
251 | 5578ceab | blueswir1 | }; |
252 | 5578ceab | blueswir1 | #endif
|
253 | 5578ceab | blueswir1 | |
254 | 7a3f1944 | bellard | typedef struct CPUSPARCState { |
255 | af7bf89b | bellard | target_ulong gregs[8]; /* general registers */ |
256 | af7bf89b | bellard | target_ulong *regwptr; /* pointer to current register window */
|
257 | af7bf89b | bellard | target_ulong pc; /* program counter */
|
258 | af7bf89b | bellard | target_ulong npc; /* next program counter */
|
259 | af7bf89b | bellard | target_ulong y; /* multiply/divide register */
|
260 | dc99a3f2 | blueswir1 | |
261 | dc99a3f2 | blueswir1 | /* emulator internal flags handling */
|
262 | d9bdab86 | blueswir1 | target_ulong cc_src, cc_src2; |
263 | dc99a3f2 | blueswir1 | target_ulong cc_dst; |
264 | dc99a3f2 | blueswir1 | |
265 | 7c60cc4b | bellard | target_ulong t0, t1; /* temporaries live across basic blocks */
|
266 | 7c60cc4b | bellard | target_ulong cond; /* conditional branch result (XXX: save it in a
|
267 | 7c60cc4b | bellard | temporary register when possible) */
|
268 | 7c60cc4b | bellard | |
269 | cf495bcf | bellard | uint32_t psr; /* processor state register */
|
270 | 3475187d | bellard | target_ulong fsr; /* FPU state register */
|
271 | 7c60cc4b | bellard | float32 fpr[TARGET_FPREGS]; /* floating point registers */
|
272 | cf495bcf | bellard | uint32_t cwp; /* index of current register window (extracted
|
273 | cf495bcf | bellard | from PSR) */
|
274 | cf495bcf | bellard | uint32_t wim; /* window invalid mask */
|
275 | 3475187d | bellard | target_ulong tbr; /* trap base register */
|
276 | e8af50a3 | bellard | int psrs; /* supervisor mode (extracted from PSR) */ |
277 | e8af50a3 | bellard | int psrps; /* previous supervisor mode */ |
278 | e8af50a3 | bellard | int psret; /* enable traps */ |
279 | 327ac2e7 | blueswir1 | uint32_t psrpil; /* interrupt blocking level */
|
280 | 327ac2e7 | blueswir1 | uint32_t pil_in; /* incoming interrupt level bitmap */
|
281 | e80cfcfc | bellard | int psref; /* enable fpu */ |
282 | 62724a37 | blueswir1 | target_ulong version; |
283 | cf495bcf | bellard | int interrupt_index;
|
284 | 1a14026e | blueswir1 | uint32_t nwindows; |
285 | cf495bcf | bellard | /* NOTE: we allow 8 more registers to handle wrapping */
|
286 | 1a14026e | blueswir1 | target_ulong regbase[MAX_NWINDOWS * 16 + 8]; |
287 | d720b93d | bellard | |
288 | a316d335 | bellard | CPU_COMMON |
289 | a316d335 | bellard | |
290 | e8af50a3 | bellard | /* MMU regs */
|
291 | 3475187d | bellard | #if defined(TARGET_SPARC64)
|
292 | 3475187d | bellard | uint64_t lsu; |
293 | 3475187d | bellard | #define DMMU_E 0x8 |
294 | 3475187d | bellard | #define IMMU_E 0x4 |
295 | 3475187d | bellard | uint64_t immuregs[16];
|
296 | 3475187d | bellard | uint64_t dmmuregs[16];
|
297 | 3475187d | bellard | uint64_t itlb_tag[64];
|
298 | 3475187d | bellard | uint64_t itlb_tte[64];
|
299 | 3475187d | bellard | uint64_t dtlb_tag[64];
|
300 | 3475187d | bellard | uint64_t dtlb_tte[64];
|
301 | fb79ceb9 | blueswir1 | uint32_t mmu_version; |
302 | 3475187d | bellard | #else
|
303 | 3dd9a152 | blueswir1 | uint32_t mmuregs[32];
|
304 | 952a328f | blueswir1 | uint64_t mxccdata[4];
|
305 | 952a328f | blueswir1 | uint64_t mxccregs[8];
|
306 | 4017190e | blueswir1 | uint64_t mmubpregs[4];
|
307 | 3ebf5aaf | blueswir1 | uint64_t prom_addr; |
308 | 3475187d | bellard | #endif
|
309 | e8af50a3 | bellard | /* temporary float registers */
|
310 | 65ce8c2f | bellard | float64 dt0, dt1; |
311 | 1f587329 | blueswir1 | float128 qt0, qt1; |
312 | 7a0e1f41 | bellard | float_status fp_status; |
313 | af7bf89b | bellard | #if defined(TARGET_SPARC64)
|
314 | c19148bd | blueswir1 | #define MAXTL_MAX 8 |
315 | c19148bd | blueswir1 | #define MAXTL_MASK (MAXTL_MAX - 1) |
316 | 375ee38b | blueswir1 | trap_state *tsptr; |
317 | c19148bd | blueswir1 | trap_state ts[MAXTL_MAX]; |
318 | 0f8a249a | blueswir1 | uint32_t xcc; /* Extended integer condition codes */
|
319 | 3475187d | bellard | uint32_t asi; |
320 | 3475187d | bellard | uint32_t pstate; |
321 | 3475187d | bellard | uint32_t tl; |
322 | c19148bd | blueswir1 | uint32_t maxtl; |
323 | 3475187d | bellard | uint32_t cansave, canrestore, otherwin, wstate, cleanwin; |
324 | 83469015 | bellard | uint64_t agregs[8]; /* alternate general registers */ |
325 | 83469015 | bellard | uint64_t bgregs[8]; /* backup for normal global registers */ |
326 | 83469015 | bellard | uint64_t igregs[8]; /* interrupt general registers */ |
327 | 83469015 | bellard | uint64_t mgregs[8]; /* mmu general registers */ |
328 | 3475187d | bellard | uint64_t fprs; |
329 | 83469015 | bellard | uint64_t tick_cmpr, stick_cmpr; |
330 | 20c9f095 | blueswir1 | void *tick, *stick;
|
331 | 725cb90b | bellard | uint64_t gsr; |
332 | e9ebed4d | blueswir1 | uint32_t gl; // UA2005
|
333 | e9ebed4d | blueswir1 | /* UA 2005 hyperprivileged registers */
|
334 | c19148bd | blueswir1 | uint64_t hpstate, htstate[MAXTL_MAX], hintp, htba, hver, hstick_cmpr, ssr; |
335 | 20c9f095 | blueswir1 | void *hstick; // UA 2005 |
336 | 9d926598 | blueswir1 | uint32_t softint; |
337 | 8fa211e8 | blueswir1 | #define SOFTINT_TIMER 1 |
338 | 8fa211e8 | blueswir1 | #define SOFTINT_STIMER (1 << 16) |
339 | 3475187d | bellard | #endif
|
340 | 5578ceab | blueswir1 | sparc_def_t *def; |
341 | 7a3f1944 | bellard | } CPUSPARCState; |
342 | 64a88d5d | blueswir1 | |
343 | 91736d37 | blueswir1 | /* helper.c */
|
344 | aaed909a | bellard | CPUSPARCState *cpu_sparc_init(const char *cpu_model); |
345 | 91736d37 | blueswir1 | void cpu_sparc_set_id(CPUSPARCState *env, unsigned int cpu); |
346 | 62724a37 | blueswir1 | void sparc_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt, |
347 | 62724a37 | blueswir1 | ...)); |
348 | 48585ec5 | blueswir1 | void cpu_lock(void); |
349 | 48585ec5 | blueswir1 | void cpu_unlock(void); |
350 | 48585ec5 | blueswir1 | int cpu_sparc_handle_mmu_fault(CPUSPARCState *env1, target_ulong address, int rw, |
351 | 48585ec5 | blueswir1 | int mmu_idx, int is_softmmu); |
352 | 48585ec5 | blueswir1 | target_ulong mmu_probe(CPUSPARCState *env, target_ulong address, int mmulev);
|
353 | 48585ec5 | blueswir1 | void dump_mmu(CPUSPARCState *env);
|
354 | 91736d37 | blueswir1 | |
355 | 91736d37 | blueswir1 | /* translate.c */
|
356 | 91736d37 | blueswir1 | void gen_intermediate_code_init(CPUSPARCState *env);
|
357 | 91736d37 | blueswir1 | |
358 | 91736d37 | blueswir1 | /* cpu-exec.c */
|
359 | 91736d37 | blueswir1 | int cpu_sparc_exec(CPUSPARCState *s);
|
360 | 7a3f1944 | bellard | |
361 | 62724a37 | blueswir1 | #define GET_PSR(env) (env->version | (env->psr & PSR_ICC) | \
|
362 | 0f8a249a | blueswir1 | (env->psref? PSR_EF : 0) | \
|
363 | 0f8a249a | blueswir1 | (env->psrpil << 8) | \
|
364 | 0f8a249a | blueswir1 | (env->psrs? PSR_S : 0) | \
|
365 | 0f8a249a | blueswir1 | (env->psrps? PSR_PS : 0) | \
|
366 | 0f8a249a | blueswir1 | (env->psret? PSR_ET : 0) | env->cwp)
|
367 | b4ff5987 | bellard | |
368 | b4ff5987 | bellard | #ifndef NO_CPU_IO_DEFS
|
369 | 91736d37 | blueswir1 | static inline void memcpy32(target_ulong *dst, const target_ulong *src) |
370 | 91736d37 | blueswir1 | { |
371 | 91736d37 | blueswir1 | dst[0] = src[0]; |
372 | 91736d37 | blueswir1 | dst[1] = src[1]; |
373 | 91736d37 | blueswir1 | dst[2] = src[2]; |
374 | 91736d37 | blueswir1 | dst[3] = src[3]; |
375 | 91736d37 | blueswir1 | dst[4] = src[4]; |
376 | 91736d37 | blueswir1 | dst[5] = src[5]; |
377 | 91736d37 | blueswir1 | dst[6] = src[6]; |
378 | 91736d37 | blueswir1 | dst[7] = src[7]; |
379 | 91736d37 | blueswir1 | } |
380 | 91736d37 | blueswir1 | |
381 | 91736d37 | blueswir1 | static inline void cpu_set_cwp(CPUSPARCState *env1, int new_cwp) |
382 | 91736d37 | blueswir1 | { |
383 | 91736d37 | blueswir1 | /* put the modified wrap registers at their proper location */
|
384 | 91736d37 | blueswir1 | if (env1->cwp == env1->nwindows - 1) |
385 | 91736d37 | blueswir1 | memcpy32(env1->regbase, env1->regbase + env1->nwindows * 16);
|
386 | 91736d37 | blueswir1 | env1->cwp = new_cwp; |
387 | 91736d37 | blueswir1 | /* put the wrap registers at their temporary location */
|
388 | 91736d37 | blueswir1 | if (new_cwp == env1->nwindows - 1) |
389 | 91736d37 | blueswir1 | memcpy32(env1->regbase + env1->nwindows * 16, env1->regbase);
|
390 | 91736d37 | blueswir1 | env1->regwptr = env1->regbase + (new_cwp * 16);
|
391 | 91736d37 | blueswir1 | } |
392 | 1a14026e | blueswir1 | |
393 | 1a14026e | blueswir1 | static inline int cpu_cwp_inc(CPUSPARCState *env1, int cwp) |
394 | 1a14026e | blueswir1 | { |
395 | 1a14026e | blueswir1 | if (unlikely(cwp >= env1->nwindows))
|
396 | 1a14026e | blueswir1 | cwp -= env1->nwindows; |
397 | 1a14026e | blueswir1 | return cwp;
|
398 | 1a14026e | blueswir1 | } |
399 | 1a14026e | blueswir1 | |
400 | 1a14026e | blueswir1 | static inline int cpu_cwp_dec(CPUSPARCState *env1, int cwp) |
401 | 1a14026e | blueswir1 | { |
402 | 1a14026e | blueswir1 | if (unlikely(cwp < 0)) |
403 | 1a14026e | blueswir1 | cwp += env1->nwindows; |
404 | 1a14026e | blueswir1 | return cwp;
|
405 | 1a14026e | blueswir1 | } |
406 | b4ff5987 | bellard | #endif
|
407 | b4ff5987 | bellard | |
408 | 0f8a249a | blueswir1 | #define PUT_PSR(env, val) do { int _tmp = val; \ |
409 | 0f8a249a | blueswir1 | env->psr = _tmp & PSR_ICC; \ |
410 | 0f8a249a | blueswir1 | env->psref = (_tmp & PSR_EF)? 1 : 0; \ |
411 | 0f8a249a | blueswir1 | env->psrpil = (_tmp & PSR_PIL) >> 8; \
|
412 | 0f8a249a | blueswir1 | env->psrs = (_tmp & PSR_S)? 1 : 0; \ |
413 | 0f8a249a | blueswir1 | env->psrps = (_tmp & PSR_PS)? 1 : 0; \ |
414 | 0f8a249a | blueswir1 | env->psret = (_tmp & PSR_ET)? 1 : 0; \ |
415 | d4218d99 | blueswir1 | cpu_set_cwp(env, _tmp & PSR_CWP); \ |
416 | b4ff5987 | bellard | } while (0) |
417 | b4ff5987 | bellard | |
418 | 3475187d | bellard | #ifdef TARGET_SPARC64
|
419 | 17d996e1 | blueswir1 | #define GET_CCR(env) (((env->xcc >> 20) << 4) | ((env->psr & PSR_ICC) >> 20)) |
420 | 0f8a249a | blueswir1 | #define PUT_CCR(env, val) do { int _tmp = val; \ |
421 | 77f193da | blueswir1 | env->xcc = (_tmp >> 4) << 20; \ |
422 | 0f8a249a | blueswir1 | env->psr = (_tmp & 0xf) << 20; \ |
423 | 3475187d | bellard | } while (0) |
424 | 1a14026e | blueswir1 | #define GET_CWP64(env) (env->nwindows - 1 - (env)->cwp) |
425 | 1a14026e | blueswir1 | |
426 | 0bbd4a0d | blueswir1 | #ifndef NO_CPU_IO_DEFS
|
427 | 1a14026e | blueswir1 | static inline void PUT_CWP64(CPUSPARCState *env1, int cwp) |
428 | 1a14026e | blueswir1 | { |
429 | 1a14026e | blueswir1 | if (unlikely(cwp >= env1->nwindows || cwp < 0)) |
430 | 1a14026e | blueswir1 | cwp = 0;
|
431 | 1a14026e | blueswir1 | cpu_set_cwp(env1, env1->nwindows - 1 - cwp);
|
432 | 1a14026e | blueswir1 | } |
433 | 0bbd4a0d | blueswir1 | #endif
|
434 | 3475187d | bellard | #endif
|
435 | 3475187d | bellard | |
436 | 91736d37 | blueswir1 | /* cpu-exec.c */
|
437 | 5dcb6b91 | blueswir1 | void do_unassigned_access(target_phys_addr_t addr, int is_write, int is_exec, |
438 | e18231a3 | blueswir1 | int is_asi, int size); |
439 | f0d5e471 | blueswir1 | int cpu_sparc_signal_handler(int host_signum, void *pinfo, void *puc); |
440 | 7a3f1944 | bellard | |
441 | 9467d44c | ths | #define cpu_init cpu_sparc_init
|
442 | 9467d44c | ths | #define cpu_exec cpu_sparc_exec
|
443 | 9467d44c | ths | #define cpu_gen_code cpu_sparc_gen_code
|
444 | 9467d44c | ths | #define cpu_signal_handler cpu_sparc_signal_handler
|
445 | c732abe2 | j_mayer | #define cpu_list sparc_cpu_list
|
446 | 9467d44c | ths | |
447 | 0b8f1b10 | blueswir1 | #define CPU_SAVE_VERSION 5 |
448 | b3c7724c | pbrook | |
449 | 6ebbf390 | j_mayer | /* MMU modes definitions */
|
450 | 6f27aba6 | blueswir1 | #define MMU_MODE0_SUFFIX _user
|
451 | 6f27aba6 | blueswir1 | #define MMU_MODE1_SUFFIX _kernel
|
452 | 6f27aba6 | blueswir1 | #ifdef TARGET_SPARC64
|
453 | 6f27aba6 | blueswir1 | #define MMU_MODE2_SUFFIX _hypv
|
454 | 6f27aba6 | blueswir1 | #endif
|
455 | 9e31b9e2 | blueswir1 | #define MMU_USER_IDX 0 |
456 | 9e31b9e2 | blueswir1 | #define MMU_KERNEL_IDX 1 |
457 | 9e31b9e2 | blueswir1 | #define MMU_HYPV_IDX 2 |
458 | 9e31b9e2 | blueswir1 | |
459 | 22548760 | blueswir1 | static inline int cpu_mmu_index(CPUState *env1) |
460 | 6ebbf390 | j_mayer | { |
461 | 6f27aba6 | blueswir1 | #if defined(CONFIG_USER_ONLY)
|
462 | 9e31b9e2 | blueswir1 | return MMU_USER_IDX;
|
463 | 6f27aba6 | blueswir1 | #elif !defined(TARGET_SPARC64)
|
464 | 22548760 | blueswir1 | return env1->psrs;
|
465 | 6f27aba6 | blueswir1 | #else
|
466 | 22548760 | blueswir1 | if (!env1->psrs)
|
467 | 9e31b9e2 | blueswir1 | return MMU_USER_IDX;
|
468 | 22548760 | blueswir1 | else if ((env1->hpstate & HS_PRIV) == 0) |
469 | 9e31b9e2 | blueswir1 | return MMU_KERNEL_IDX;
|
470 | 6f27aba6 | blueswir1 | else
|
471 | 9e31b9e2 | blueswir1 | return MMU_HYPV_IDX;
|
472 | 6f27aba6 | blueswir1 | #endif
|
473 | 6f27aba6 | blueswir1 | } |
474 | 6f27aba6 | blueswir1 | |
475 | 22548760 | blueswir1 | static inline int cpu_fpu_enabled(CPUState *env1) |
476 | 6f27aba6 | blueswir1 | { |
477 | 6f27aba6 | blueswir1 | #if defined(CONFIG_USER_ONLY)
|
478 | 6f27aba6 | blueswir1 | return 1; |
479 | 6f27aba6 | blueswir1 | #elif !defined(TARGET_SPARC64)
|
480 | 22548760 | blueswir1 | return env1->psref;
|
481 | 6f27aba6 | blueswir1 | #else
|
482 | 22548760 | blueswir1 | return ((env1->pstate & PS_PEF) != 0) && ((env1->fprs & FPRS_FEF) != 0); |
483 | 6f27aba6 | blueswir1 | #endif
|
484 | 6ebbf390 | j_mayer | } |
485 | 6ebbf390 | j_mayer | |
486 | 6e68e076 | pbrook | #if defined(CONFIG_USER_ONLY)
|
487 | 6e68e076 | pbrook | static inline void cpu_clone_regs(CPUState *env, target_ulong newsp) |
488 | 6e68e076 | pbrook | { |
489 | f8ed7070 | pbrook | if (newsp)
|
490 | 6e68e076 | pbrook | env->regwptr[22] = newsp;
|
491 | 6e68e076 | pbrook | env->regwptr[0] = 0; |
492 | 6e68e076 | pbrook | /* FIXME: Do we also need to clear CF? */
|
493 | 6e68e076 | pbrook | /* XXXXX */
|
494 | 6e68e076 | pbrook | printf ("HELPME: %s:%d\n", __FILE__, __LINE__);
|
495 | 6e68e076 | pbrook | } |
496 | 6e68e076 | pbrook | #endif
|
497 | 6e68e076 | pbrook | |
498 | 7a3f1944 | bellard | #include "cpu-all.h" |
499 | 622ed360 | aliguori | #include "exec-all.h" |
500 | 7a3f1944 | bellard | |
501 | 48585ec5 | blueswir1 | /* sum4m.c, sun4u.c */
|
502 | 48585ec5 | blueswir1 | void cpu_check_irqs(CPUSPARCState *env);
|
503 | 48585ec5 | blueswir1 | |
504 | f4b1a842 | blueswir1 | #ifdef TARGET_SPARC64
|
505 | f4b1a842 | blueswir1 | /* sun4u.c */
|
506 | f4b1a842 | blueswir1 | void cpu_tick_set_count(void *opaque, uint64_t count); |
507 | f4b1a842 | blueswir1 | uint64_t cpu_tick_get_count(void *opaque);
|
508 | f4b1a842 | blueswir1 | void cpu_tick_set_limit(void *opaque, uint64_t limit); |
509 | f4b1a842 | blueswir1 | #endif
|
510 | f4b1a842 | blueswir1 | |
511 | 622ed360 | aliguori | static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb) |
512 | 622ed360 | aliguori | { |
513 | 622ed360 | aliguori | env->pc = tb->pc; |
514 | 622ed360 | aliguori | env->npc = tb->cs_base; |
515 | 622ed360 | aliguori | } |
516 | 622ed360 | aliguori | |
517 | 6b917547 | aliguori | static inline void cpu_get_tb_cpu_state(CPUState *env, target_ulong *pc, |
518 | 6b917547 | aliguori | target_ulong *cs_base, int *flags)
|
519 | 6b917547 | aliguori | { |
520 | 6b917547 | aliguori | *pc = env->pc; |
521 | 6b917547 | aliguori | *cs_base = env->npc; |
522 | 6b917547 | aliguori | #ifdef TARGET_SPARC64
|
523 | 6b917547 | aliguori | // AM . Combined FPU enable bits . PRIV . DMMU enabled . IMMU enabled
|
524 | 6b917547 | aliguori | *flags = ((env->pstate & PS_AM) << 2)
|
525 | 6b917547 | aliguori | | (((env->pstate & PS_PEF) >> 1) | ((env->fprs & FPRS_FEF) << 2)) |
526 | 6b917547 | aliguori | | (env->pstate & PS_PRIV) | ((env->lsu & (DMMU_E | IMMU_E)) >> 2);
|
527 | 6b917547 | aliguori | #else
|
528 | 6b917547 | aliguori | // FPU enable . Supervisor
|
529 | 6b917547 | aliguori | *flags = (env->psref << 4) | env->psrs;
|
530 | 6b917547 | aliguori | #endif
|
531 | 6b917547 | aliguori | } |
532 | 6b917547 | aliguori | |
533 | 7a3f1944 | bellard | #endif |