Statistics
| Branch: | Revision:

root / target-i386 / exec.h @ 8686c490

History | View | Annotate | Download (13.9 kB)

1 2c0262af bellard
/*
2 5fafdf24 ths
 *  i386 execution defines
3 2c0262af bellard
 *
4 2c0262af bellard
 *  Copyright (c) 2003 Fabrice Bellard
5 2c0262af bellard
 *
6 2c0262af bellard
 * This library is free software; you can redistribute it and/or
7 2c0262af bellard
 * modify it under the terms of the GNU Lesser General Public
8 2c0262af bellard
 * License as published by the Free Software Foundation; either
9 2c0262af bellard
 * version 2 of the License, or (at your option) any later version.
10 2c0262af bellard
 *
11 2c0262af bellard
 * This library is distributed in the hope that it will be useful,
12 2c0262af bellard
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 2c0262af bellard
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14 2c0262af bellard
 * Lesser General Public License for more details.
15 2c0262af bellard
 *
16 2c0262af bellard
 * You should have received a copy of the GNU Lesser General Public
17 2c0262af bellard
 * License along with this library; if not, write to the Free Software
18 2c0262af bellard
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19 2c0262af bellard
 */
20 7d3505c5 bellard
#include "config.h"
21 2c0262af bellard
#include "dyngen-exec.h"
22 2c0262af bellard
23 14ce26e7 bellard
/* XXX: factorize this mess */
24 14ce26e7 bellard
#ifdef TARGET_X86_64
25 14ce26e7 bellard
#define TARGET_LONG_BITS 64
26 14ce26e7 bellard
#else
27 14ce26e7 bellard
#define TARGET_LONG_BITS 32
28 14ce26e7 bellard
#endif
29 14ce26e7 bellard
30 d785e6be bellard
#include "cpu-defs.h"
31 d785e6be bellard
32 0d1a29f9 bellard
/* at least 4 register variables are defined */
33 2c0262af bellard
register struct CPUX86State *env asm(AREG0);
34 14ce26e7 bellard
35 edea5f01 bellard
#ifndef CPU_NO_GLOBAL_REGS
36 edea5f01 bellard
37 d785e6be bellard
#if TARGET_LONG_BITS > HOST_LONG_BITS
38 d785e6be bellard
39 d785e6be bellard
/* no registers can be used */
40 d785e6be bellard
#define T0 (env->t0)
41 d785e6be bellard
#define T1 (env->t1)
42 d785e6be bellard
#define T2 (env->t2)
43 14ce26e7 bellard
44 d785e6be bellard
#else
45 d785e6be bellard
46 d785e6be bellard
/* XXX: use unsigned long instead of target_ulong - better code will
47 d785e6be bellard
   be generated for 64 bit CPUs */
48 d785e6be bellard
register target_ulong T0 asm(AREG1);
49 d785e6be bellard
register target_ulong T1 asm(AREG2);
50 d785e6be bellard
register target_ulong T2 asm(AREG3);
51 2c0262af bellard
52 d785e6be bellard
#endif /* ! (TARGET_LONG_BITS > HOST_LONG_BITS) */
53 14ce26e7 bellard
54 edea5f01 bellard
#endif /* ! CPU_NO_GLOBAL_REGS */
55 edea5f01 bellard
56 14ce26e7 bellard
#define A0 T2
57 14ce26e7 bellard
58 2c0262af bellard
extern FILE *logfile;
59 2c0262af bellard
extern int loglevel;
60 2c0262af bellard
61 2c0262af bellard
#ifndef reg_EAX
62 2c0262af bellard
#define EAX (env->regs[R_EAX])
63 2c0262af bellard
#endif
64 2c0262af bellard
#ifndef reg_ECX
65 2c0262af bellard
#define ECX (env->regs[R_ECX])
66 2c0262af bellard
#endif
67 2c0262af bellard
#ifndef reg_EDX
68 2c0262af bellard
#define EDX (env->regs[R_EDX])
69 2c0262af bellard
#endif
70 2c0262af bellard
#ifndef reg_EBX
71 2c0262af bellard
#define EBX (env->regs[R_EBX])
72 2c0262af bellard
#endif
73 2c0262af bellard
#ifndef reg_ESP
74 2c0262af bellard
#define ESP (env->regs[R_ESP])
75 2c0262af bellard
#endif
76 2c0262af bellard
#ifndef reg_EBP
77 2c0262af bellard
#define EBP (env->regs[R_EBP])
78 2c0262af bellard
#endif
79 2c0262af bellard
#ifndef reg_ESI
80 2c0262af bellard
#define ESI (env->regs[R_ESI])
81 2c0262af bellard
#endif
82 2c0262af bellard
#ifndef reg_EDI
83 2c0262af bellard
#define EDI (env->regs[R_EDI])
84 2c0262af bellard
#endif
85 2c0262af bellard
#define EIP  (env->eip)
86 2c0262af bellard
#define DF  (env->df)
87 2c0262af bellard
88 2c0262af bellard
#define CC_SRC (env->cc_src)
89 2c0262af bellard
#define CC_DST (env->cc_dst)
90 2c0262af bellard
#define CC_OP  (env->cc_op)
91 2c0262af bellard
92 2c0262af bellard
/* float macros */
93 2c0262af bellard
#define FT0    (env->ft0)
94 664e0f19 bellard
#define ST0    (env->fpregs[env->fpstt].d)
95 664e0f19 bellard
#define ST(n)  (env->fpregs[(env->fpstt + (n)) & 7].d)
96 2c0262af bellard
#define ST1    ST(1)
97 2c0262af bellard
98 2c0262af bellard
#ifdef USE_FP_CONVERT
99 2c0262af bellard
#define FP_CONVERT  (env->fp_convert)
100 2c0262af bellard
#endif
101 2c0262af bellard
102 2c0262af bellard
#include "cpu.h"
103 2c0262af bellard
#include "exec-all.h"
104 2c0262af bellard
105 2c0262af bellard
typedef struct CCTable {
106 2c0262af bellard
    int (*compute_all)(void); /* return all the flags */
107 2c0262af bellard
    int (*compute_c)(void);  /* return the C flag */
108 2c0262af bellard
} CCTable;
109 2c0262af bellard
110 2c0262af bellard
extern CCTable cc_table[];
111 2c0262af bellard
112 8e682019 bellard
void load_seg(int seg_reg, int selector);
113 08cea4ee bellard
void helper_ljmp_protected_T0_T1(int next_eip);
114 2c0262af bellard
void helper_lcall_real_T0_T1(int shift, int next_eip);
115 2c0262af bellard
void helper_lcall_protected_T0_T1(int shift, int next_eip);
116 2c0262af bellard
void helper_iret_real(int shift);
117 08cea4ee bellard
void helper_iret_protected(int shift, int next_eip);
118 2c0262af bellard
void helper_lret_protected(int shift, int addend);
119 2c0262af bellard
void helper_lldt_T0(void);
120 2c0262af bellard
void helper_ltr_T0(void);
121 2c0262af bellard
void helper_movl_crN_T0(int reg);
122 2c0262af bellard
void helper_movl_drN_T0(int reg);
123 8f091a59 bellard
void helper_invlpg(target_ulong addr);
124 1ac157da bellard
void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0);
125 14ce26e7 bellard
void cpu_x86_update_cr3(CPUX86State *env, target_ulong new_cr3);
126 1ac157da bellard
void cpu_x86_update_cr4(CPUX86State *env, uint32_t new_cr4);
127 8f091a59 bellard
void cpu_x86_flush_tlb(CPUX86State *env, target_ulong addr);
128 5fafdf24 ths
int cpu_x86_handle_mmu_fault(CPUX86State *env, target_ulong addr,
129 6ebbf390 j_mayer
                             int is_write, int mmu_idx, int is_softmmu);
130 6ebbf390 j_mayer
void tlb_fill(target_ulong addr, int is_write, int mmu_idx,
131 61382a50 bellard
              void *retaddr);
132 2c0262af bellard
void __hidden cpu_lock(void);
133 2c0262af bellard
void __hidden cpu_unlock(void);
134 5fafdf24 ths
void do_interrupt(int intno, int is_int, int error_code,
135 14ce26e7 bellard
                  target_ulong next_eip, int is_hw);
136 5fafdf24 ths
void do_interrupt_user(int intno, int is_int, int error_code,
137 14ce26e7 bellard
                       target_ulong next_eip);
138 5fafdf24 ths
void raise_interrupt(int intno, int is_int, int error_code,
139 a8ede8ba bellard
                     int next_eip_addend);
140 2c0262af bellard
void raise_exception_err(int exception_index, int error_code);
141 2c0262af bellard
void raise_exception(int exception_index);
142 3b21e03e bellard
void do_smm_enter(void);
143 2c0262af bellard
void __hidden cpu_loop_exit(void);
144 2c0262af bellard
145 2c0262af bellard
void OPPROTO op_movl_eflags_T0(void);
146 2c0262af bellard
void OPPROTO op_movl_T0_eflags(void);
147 57fec1fe bellard
148 57fec1fe bellard
#include "helper.h"
149 57fec1fe bellard
150 14ce26e7 bellard
void helper_mulq_EAX_T0(void);
151 14ce26e7 bellard
void helper_imulq_EAX_T0(void);
152 14ce26e7 bellard
void helper_imulq_T0_T1(void);
153 14ce26e7 bellard
void helper_divq_EAX_T0(void);
154 14ce26e7 bellard
void helper_idivq_EAX_T0(void);
155 68cae3d8 bellard
void helper_bswapq_T0(void);
156 2c0262af bellard
void helper_cmpxchg8b(void);
157 88fe8a41 ths
void helper_single_step(void);
158 2c0262af bellard
void helper_cpuid(void);
159 61a8c4ec bellard
void helper_enter_level(int level, int data32);
160 8f091a59 bellard
void helper_enter64_level(int level, int data64);
161 023fe10d bellard
void helper_sysenter(void);
162 023fe10d bellard
void helper_sysexit(void);
163 06c2f506 bellard
void helper_syscall(int next_eip_addend);
164 14ce26e7 bellard
void helper_sysret(int dflag);
165 2c0262af bellard
void helper_rdtsc(void);
166 df01e0fc balrog
void helper_rdpmc(void);
167 2c0262af bellard
void helper_rdmsr(void);
168 2c0262af bellard
void helper_wrmsr(void);
169 2c0262af bellard
void helper_lsl(void);
170 2c0262af bellard
void helper_lar(void);
171 3ab493de bellard
void helper_verr(void);
172 3ab493de bellard
void helper_verw(void);
173 3b21e03e bellard
void helper_rsm(void);
174 2c0262af bellard
175 3e25f951 bellard
void check_iob_T0(void);
176 3e25f951 bellard
void check_iow_T0(void);
177 3e25f951 bellard
void check_iol_T0(void);
178 3e25f951 bellard
void check_iob_DX(void);
179 3e25f951 bellard
void check_iow_DX(void);
180 3e25f951 bellard
void check_iol_DX(void);
181 3e25f951 bellard
182 9951bf39 bellard
#if !defined(CONFIG_USER_ONLY)
183 9951bf39 bellard
184 a9049a07 bellard
#include "softmmu_exec.h"
185 9951bf39 bellard
186 14ce26e7 bellard
static inline double ldfq(target_ulong ptr)
187 9951bf39 bellard
{
188 9951bf39 bellard
    union {
189 9951bf39 bellard
        double d;
190 9951bf39 bellard
        uint64_t i;
191 9951bf39 bellard
    } u;
192 9951bf39 bellard
    u.i = ldq(ptr);
193 9951bf39 bellard
    return u.d;
194 9951bf39 bellard
}
195 9951bf39 bellard
196 14ce26e7 bellard
static inline void stfq(target_ulong ptr, double v)
197 9951bf39 bellard
{
198 9951bf39 bellard
    union {
199 9951bf39 bellard
        double d;
200 9951bf39 bellard
        uint64_t i;
201 9951bf39 bellard
    } u;
202 9951bf39 bellard
    u.d = v;
203 9951bf39 bellard
    stq(ptr, u.i);
204 9951bf39 bellard
}
205 9951bf39 bellard
206 14ce26e7 bellard
static inline float ldfl(target_ulong ptr)
207 9951bf39 bellard
{
208 9951bf39 bellard
    union {
209 9951bf39 bellard
        float f;
210 9951bf39 bellard
        uint32_t i;
211 9951bf39 bellard
    } u;
212 9951bf39 bellard
    u.i = ldl(ptr);
213 9951bf39 bellard
    return u.f;
214 9951bf39 bellard
}
215 9951bf39 bellard
216 14ce26e7 bellard
static inline void stfl(target_ulong ptr, float v)
217 9951bf39 bellard
{
218 9951bf39 bellard
    union {
219 9951bf39 bellard
        float f;
220 9951bf39 bellard
        uint32_t i;
221 9951bf39 bellard
    } u;
222 9951bf39 bellard
    u.f = v;
223 9951bf39 bellard
    stl(ptr, u.i);
224 9951bf39 bellard
}
225 9951bf39 bellard
226 9951bf39 bellard
#endif /* !defined(CONFIG_USER_ONLY) */
227 9951bf39 bellard
228 2c0262af bellard
#ifdef USE_X86LDOUBLE
229 2c0262af bellard
/* use long double functions */
230 7a0e1f41 bellard
#define floatx_to_int32 floatx80_to_int32
231 7a0e1f41 bellard
#define floatx_to_int64 floatx80_to_int64
232 465e9838 bellard
#define floatx_to_int32_round_to_zero floatx80_to_int32_round_to_zero
233 465e9838 bellard
#define floatx_to_int64_round_to_zero floatx80_to_int64_round_to_zero
234 7a0e1f41 bellard
#define floatx_abs floatx80_abs
235 7a0e1f41 bellard
#define floatx_chs floatx80_chs
236 7a0e1f41 bellard
#define floatx_round_to_int floatx80_round_to_int
237 8422b113 bellard
#define floatx_compare floatx80_compare
238 8422b113 bellard
#define floatx_compare_quiet floatx80_compare_quiet
239 2c0262af bellard
#define sin sinl
240 2c0262af bellard
#define cos cosl
241 2c0262af bellard
#define sqrt sqrtl
242 2c0262af bellard
#define pow powl
243 2c0262af bellard
#define log logl
244 2c0262af bellard
#define tan tanl
245 2c0262af bellard
#define atan2 atan2l
246 2c0262af bellard
#define floor floorl
247 2c0262af bellard
#define ceil ceill
248 57e4c06e bellard
#define ldexp ldexpl
249 7d3505c5 bellard
#else
250 7a0e1f41 bellard
#define floatx_to_int32 float64_to_int32
251 7a0e1f41 bellard
#define floatx_to_int64 float64_to_int64
252 465e9838 bellard
#define floatx_to_int32_round_to_zero float64_to_int32_round_to_zero
253 465e9838 bellard
#define floatx_to_int64_round_to_zero float64_to_int64_round_to_zero
254 7a0e1f41 bellard
#define floatx_abs float64_abs
255 7a0e1f41 bellard
#define floatx_chs float64_chs
256 7a0e1f41 bellard
#define floatx_round_to_int float64_round_to_int
257 8422b113 bellard
#define floatx_compare float64_compare
258 8422b113 bellard
#define floatx_compare_quiet float64_compare_quiet
259 7d3505c5 bellard
#endif
260 7a0e1f41 bellard
261 2c0262af bellard
extern CPU86_LDouble sin(CPU86_LDouble x);
262 2c0262af bellard
extern CPU86_LDouble cos(CPU86_LDouble x);
263 2c0262af bellard
extern CPU86_LDouble sqrt(CPU86_LDouble x);
264 2c0262af bellard
extern CPU86_LDouble pow(CPU86_LDouble, CPU86_LDouble);
265 2c0262af bellard
extern CPU86_LDouble log(CPU86_LDouble x);
266 2c0262af bellard
extern CPU86_LDouble tan(CPU86_LDouble x);
267 2c0262af bellard
extern CPU86_LDouble atan2(CPU86_LDouble, CPU86_LDouble);
268 2c0262af bellard
extern CPU86_LDouble floor(CPU86_LDouble x);
269 2c0262af bellard
extern CPU86_LDouble ceil(CPU86_LDouble x);
270 2c0262af bellard
271 2c0262af bellard
#define RC_MASK         0xc00
272 2c0262af bellard
#define RC_NEAR                0x000
273 2c0262af bellard
#define RC_DOWN                0x400
274 2c0262af bellard
#define RC_UP                0x800
275 2c0262af bellard
#define RC_CHOP                0xc00
276 2c0262af bellard
277 2c0262af bellard
#define MAXTAN 9223372036854775808.0
278 2c0262af bellard
279 2c0262af bellard
#ifdef USE_X86LDOUBLE
280 2c0262af bellard
281 2c0262af bellard
/* only for x86 */
282 2c0262af bellard
typedef union {
283 2c0262af bellard
    long double d;
284 2c0262af bellard
    struct {
285 2c0262af bellard
        unsigned long long lower;
286 2c0262af bellard
        unsigned short upper;
287 2c0262af bellard
    } l;
288 2c0262af bellard
} CPU86_LDoubleU;
289 2c0262af bellard
290 2c0262af bellard
/* the following deal with x86 long double-precision numbers */
291 2c0262af bellard
#define MAXEXPD 0x7fff
292 2c0262af bellard
#define EXPBIAS 16383
293 2c0262af bellard
#define EXPD(fp)        (fp.l.upper & 0x7fff)
294 2c0262af bellard
#define SIGND(fp)        ((fp.l.upper) & 0x8000)
295 2c0262af bellard
#define MANTD(fp)       (fp.l.lower)
296 2c0262af bellard
#define BIASEXPONENT(fp) fp.l.upper = (fp.l.upper & ~(0x7fff)) | EXPBIAS
297 2c0262af bellard
298 2c0262af bellard
#else
299 2c0262af bellard
300 2c0262af bellard
/* NOTE: arm is horrible as double 32 bit words are stored in big endian ! */
301 2c0262af bellard
typedef union {
302 2c0262af bellard
    double d;
303 2c0262af bellard
#if !defined(WORDS_BIGENDIAN) && !defined(__arm__)
304 2c0262af bellard
    struct {
305 2c0262af bellard
        uint32_t lower;
306 2c0262af bellard
        int32_t upper;
307 2c0262af bellard
    } l;
308 2c0262af bellard
#else
309 2c0262af bellard
    struct {
310 2c0262af bellard
        int32_t upper;
311 2c0262af bellard
        uint32_t lower;
312 2c0262af bellard
    } l;
313 2c0262af bellard
#endif
314 2c0262af bellard
#ifndef __arm__
315 2c0262af bellard
    int64_t ll;
316 2c0262af bellard
#endif
317 2c0262af bellard
} CPU86_LDoubleU;
318 2c0262af bellard
319 2c0262af bellard
/* the following deal with IEEE double-precision numbers */
320 2c0262af bellard
#define MAXEXPD 0x7ff
321 2c0262af bellard
#define EXPBIAS 1023
322 2c0262af bellard
#define EXPD(fp)        (((fp.l.upper) >> 20) & 0x7FF)
323 2c0262af bellard
#define SIGND(fp)        ((fp.l.upper) & 0x80000000)
324 2c0262af bellard
#ifdef __arm__
325 2c0262af bellard
#define MANTD(fp)        (fp.l.lower | ((uint64_t)(fp.l.upper & ((1 << 20) - 1)) << 32))
326 2c0262af bellard
#else
327 2c0262af bellard
#define MANTD(fp)        (fp.ll & ((1LL << 52) - 1))
328 2c0262af bellard
#endif
329 2c0262af bellard
#define BIASEXPONENT(fp) fp.l.upper = (fp.l.upper & ~(0x7ff << 20)) | (EXPBIAS << 20)
330 2c0262af bellard
#endif
331 2c0262af bellard
332 2c0262af bellard
static inline void fpush(void)
333 2c0262af bellard
{
334 2c0262af bellard
    env->fpstt = (env->fpstt - 1) & 7;
335 2c0262af bellard
    env->fptags[env->fpstt] = 0; /* validate stack entry */
336 2c0262af bellard
}
337 2c0262af bellard
338 2c0262af bellard
static inline void fpop(void)
339 2c0262af bellard
{
340 2c0262af bellard
    env->fptags[env->fpstt] = 1; /* invvalidate stack entry */
341 2c0262af bellard
    env->fpstt = (env->fpstt + 1) & 7;
342 2c0262af bellard
}
343 2c0262af bellard
344 2c0262af bellard
#ifndef USE_X86LDOUBLE
345 14ce26e7 bellard
static inline CPU86_LDouble helper_fldt(target_ulong ptr)
346 2c0262af bellard
{
347 2c0262af bellard
    CPU86_LDoubleU temp;
348 2c0262af bellard
    int upper, e;
349 2c0262af bellard
    uint64_t ll;
350 2c0262af bellard
351 2c0262af bellard
    /* mantissa */
352 2c0262af bellard
    upper = lduw(ptr + 8);
353 2c0262af bellard
    /* XXX: handle overflow ? */
354 2c0262af bellard
    e = (upper & 0x7fff) - 16383 + EXPBIAS; /* exponent */
355 2c0262af bellard
    e |= (upper >> 4) & 0x800; /* sign */
356 2c0262af bellard
    ll = (ldq(ptr) >> 11) & ((1LL << 52) - 1);
357 2c0262af bellard
#ifdef __arm__
358 2c0262af bellard
    temp.l.upper = (e << 20) | (ll >> 32);
359 2c0262af bellard
    temp.l.lower = ll;
360 2c0262af bellard
#else
361 2c0262af bellard
    temp.ll = ll | ((uint64_t)e << 52);
362 2c0262af bellard
#endif
363 2c0262af bellard
    return temp.d;
364 2c0262af bellard
}
365 2c0262af bellard
366 664e0f19 bellard
static inline void helper_fstt(CPU86_LDouble f, target_ulong ptr)
367 2c0262af bellard
{
368 2c0262af bellard
    CPU86_LDoubleU temp;
369 2c0262af bellard
    int e;
370 2c0262af bellard
371 2c0262af bellard
    temp.d = f;
372 2c0262af bellard
    /* mantissa */
373 2c0262af bellard
    stq(ptr, (MANTD(temp) << 11) | (1LL << 63));
374 2c0262af bellard
    /* exponent + sign */
375 2c0262af bellard
    e = EXPD(temp) - EXPBIAS + 16383;
376 2c0262af bellard
    e |= SIGND(temp) >> 16;
377 2c0262af bellard
    stw(ptr + 8, e);
378 2c0262af bellard
}
379 9951bf39 bellard
#else
380 9951bf39 bellard
381 9951bf39 bellard
/* XXX: same endianness assumed */
382 9951bf39 bellard
383 9951bf39 bellard
#ifdef CONFIG_USER_ONLY
384 9951bf39 bellard
385 14ce26e7 bellard
static inline CPU86_LDouble helper_fldt(target_ulong ptr)
386 9951bf39 bellard
{
387 bd37ec21 bellard
    return *(CPU86_LDouble *)(unsigned long)ptr;
388 9951bf39 bellard
}
389 9951bf39 bellard
390 14ce26e7 bellard
static inline void helper_fstt(CPU86_LDouble f, target_ulong ptr)
391 9951bf39 bellard
{
392 bd37ec21 bellard
    *(CPU86_LDouble *)(unsigned long)ptr = f;
393 9951bf39 bellard
}
394 9951bf39 bellard
395 9951bf39 bellard
#else
396 9951bf39 bellard
397 9951bf39 bellard
/* we use memory access macros */
398 9951bf39 bellard
399 14ce26e7 bellard
static inline CPU86_LDouble helper_fldt(target_ulong ptr)
400 9951bf39 bellard
{
401 9951bf39 bellard
    CPU86_LDoubleU temp;
402 9951bf39 bellard
403 9951bf39 bellard
    temp.l.lower = ldq(ptr);
404 9951bf39 bellard
    temp.l.upper = lduw(ptr + 8);
405 9951bf39 bellard
    return temp.d;
406 9951bf39 bellard
}
407 9951bf39 bellard
408 14ce26e7 bellard
static inline void helper_fstt(CPU86_LDouble f, target_ulong ptr)
409 9951bf39 bellard
{
410 9951bf39 bellard
    CPU86_LDoubleU temp;
411 3b46e624 ths
412 9951bf39 bellard
    temp.d = f;
413 9951bf39 bellard
    stq(ptr, temp.l.lower);
414 9951bf39 bellard
    stw(ptr + 8, temp.l.upper);
415 9951bf39 bellard
}
416 9951bf39 bellard
417 9951bf39 bellard
#endif /* !CONFIG_USER_ONLY */
418 9951bf39 bellard
419 9951bf39 bellard
#endif /* USE_X86LDOUBLE */
420 2c0262af bellard
421 2ee73ac3 bellard
#define FPUS_IE (1 << 0)
422 2ee73ac3 bellard
#define FPUS_DE (1 << 1)
423 2ee73ac3 bellard
#define FPUS_ZE (1 << 2)
424 2ee73ac3 bellard
#define FPUS_OE (1 << 3)
425 2ee73ac3 bellard
#define FPUS_UE (1 << 4)
426 2ee73ac3 bellard
#define FPUS_PE (1 << 5)
427 2ee73ac3 bellard
#define FPUS_SF (1 << 6)
428 2ee73ac3 bellard
#define FPUS_SE (1 << 7)
429 2ee73ac3 bellard
#define FPUS_B  (1 << 15)
430 2ee73ac3 bellard
431 2ee73ac3 bellard
#define FPUC_EM 0x3f
432 2ee73ac3 bellard
433 83fb7adf bellard
extern const CPU86_LDouble f15rk[7];
434 2c0262af bellard
435 2c0262af bellard
void helper_fldt_ST0_A0(void);
436 2c0262af bellard
void helper_fstt_ST0_A0(void);
437 2ee73ac3 bellard
void fpu_raise_exception(void);
438 2ee73ac3 bellard
CPU86_LDouble helper_fdiv(CPU86_LDouble a, CPU86_LDouble b);
439 2c0262af bellard
void helper_fbld_ST0_A0(void);
440 2c0262af bellard
void helper_fbst_ST0_A0(void);
441 2c0262af bellard
void helper_f2xm1(void);
442 2c0262af bellard
void helper_fyl2x(void);
443 2c0262af bellard
void helper_fptan(void);
444 2c0262af bellard
void helper_fpatan(void);
445 2c0262af bellard
void helper_fxtract(void);
446 2c0262af bellard
void helper_fprem1(void);
447 2c0262af bellard
void helper_fprem(void);
448 2c0262af bellard
void helper_fyl2xp1(void);
449 2c0262af bellard
void helper_fsqrt(void);
450 2c0262af bellard
void helper_fsincos(void);
451 2c0262af bellard
void helper_frndint(void);
452 2c0262af bellard
void helper_fscale(void);
453 2c0262af bellard
void helper_fsin(void);
454 2c0262af bellard
void helper_fcos(void);
455 2c0262af bellard
void helper_fxam_ST0(void);
456 14ce26e7 bellard
void helper_fstenv(target_ulong ptr, int data32);
457 14ce26e7 bellard
void helper_fldenv(target_ulong ptr, int data32);
458 14ce26e7 bellard
void helper_fsave(target_ulong ptr, int data32);
459 14ce26e7 bellard
void helper_frstor(target_ulong ptr, int data32);
460 14ce26e7 bellard
void helper_fxsave(target_ulong ptr, int data64);
461 14ce26e7 bellard
void helper_fxrstor(target_ulong ptr, int data64);
462 03857e31 bellard
void restore_native_fp_state(CPUState *env);
463 03857e31 bellard
void save_native_fp_state(CPUState *env);
464 664e0f19 bellard
float approx_rsqrt(float a);
465 664e0f19 bellard
float approx_rcp(float a);
466 7a0e1f41 bellard
void update_fp_status(void);
467 3d7374c5 bellard
void helper_hlt(void);
468 3d7374c5 bellard
void helper_monitor(void);
469 3d7374c5 bellard
void helper_mwait(void);
470 0573fbfc ths
void helper_vmrun(target_ulong addr);
471 0573fbfc ths
void helper_vmmcall(void);
472 0573fbfc ths
void helper_vmload(target_ulong addr);
473 0573fbfc ths
void helper_vmsave(target_ulong addr);
474 0573fbfc ths
void helper_stgi(void);
475 0573fbfc ths
void helper_clgi(void);
476 0573fbfc ths
void helper_skinit(void);
477 0573fbfc ths
void helper_invlpga(void);
478 0573fbfc ths
void vmexit(uint64_t exit_code, uint64_t exit_info_1);
479 2c0262af bellard
480 83fb7adf bellard
extern const uint8_t parity_table[256];
481 83fb7adf bellard
extern const uint8_t rclw_table[32];
482 83fb7adf bellard
extern const uint8_t rclb_table[32];
483 2c0262af bellard
484 2c0262af bellard
static inline uint32_t compute_eflags(void)
485 2c0262af bellard
{
486 2c0262af bellard
    return env->eflags | cc_table[CC_OP].compute_all() | (DF & DF_MASK);
487 2c0262af bellard
}
488 2c0262af bellard
489 2c0262af bellard
/* NOTE: CC_OP must be modified manually to CC_OP_EFLAGS */
490 2c0262af bellard
static inline void load_eflags(int eflags, int update_mask)
491 2c0262af bellard
{
492 2c0262af bellard
    CC_SRC = eflags & (CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C);
493 2c0262af bellard
    DF = 1 - (2 * ((eflags >> 10) & 1));
494 5fafdf24 ths
    env->eflags = (env->eflags & ~update_mask) |
495 2c0262af bellard
        (eflags & update_mask);
496 2c0262af bellard
}
497 2c0262af bellard
498 0d1a29f9 bellard
static inline void env_to_regs(void)
499 0d1a29f9 bellard
{
500 0d1a29f9 bellard
#ifdef reg_EAX
501 0d1a29f9 bellard
    EAX = env->regs[R_EAX];
502 0d1a29f9 bellard
#endif
503 0d1a29f9 bellard
#ifdef reg_ECX
504 0d1a29f9 bellard
    ECX = env->regs[R_ECX];
505 0d1a29f9 bellard
#endif
506 0d1a29f9 bellard
#ifdef reg_EDX
507 0d1a29f9 bellard
    EDX = env->regs[R_EDX];
508 0d1a29f9 bellard
#endif
509 0d1a29f9 bellard
#ifdef reg_EBX
510 0d1a29f9 bellard
    EBX = env->regs[R_EBX];
511 0d1a29f9 bellard
#endif
512 0d1a29f9 bellard
#ifdef reg_ESP
513 0d1a29f9 bellard
    ESP = env->regs[R_ESP];
514 0d1a29f9 bellard
#endif
515 0d1a29f9 bellard
#ifdef reg_EBP
516 0d1a29f9 bellard
    EBP = env->regs[R_EBP];
517 0d1a29f9 bellard
#endif
518 0d1a29f9 bellard
#ifdef reg_ESI
519 0d1a29f9 bellard
    ESI = env->regs[R_ESI];
520 0d1a29f9 bellard
#endif
521 0d1a29f9 bellard
#ifdef reg_EDI
522 0d1a29f9 bellard
    EDI = env->regs[R_EDI];
523 0d1a29f9 bellard
#endif
524 0d1a29f9 bellard
}
525 0d1a29f9 bellard
526 0d1a29f9 bellard
static inline void regs_to_env(void)
527 0d1a29f9 bellard
{
528 0d1a29f9 bellard
#ifdef reg_EAX
529 0d1a29f9 bellard
    env->regs[R_EAX] = EAX;
530 0d1a29f9 bellard
#endif
531 0d1a29f9 bellard
#ifdef reg_ECX
532 0d1a29f9 bellard
    env->regs[R_ECX] = ECX;
533 0d1a29f9 bellard
#endif
534 0d1a29f9 bellard
#ifdef reg_EDX
535 0d1a29f9 bellard
    env->regs[R_EDX] = EDX;
536 0d1a29f9 bellard
#endif
537 0d1a29f9 bellard
#ifdef reg_EBX
538 0d1a29f9 bellard
    env->regs[R_EBX] = EBX;
539 0d1a29f9 bellard
#endif
540 0d1a29f9 bellard
#ifdef reg_ESP
541 0d1a29f9 bellard
    env->regs[R_ESP] = ESP;
542 0d1a29f9 bellard
#endif
543 0d1a29f9 bellard
#ifdef reg_EBP
544 0d1a29f9 bellard
    env->regs[R_EBP] = EBP;
545 0d1a29f9 bellard
#endif
546 0d1a29f9 bellard
#ifdef reg_ESI
547 0d1a29f9 bellard
    env->regs[R_ESI] = ESI;
548 0d1a29f9 bellard
#endif
549 0d1a29f9 bellard
#ifdef reg_EDI
550 0d1a29f9 bellard
    env->regs[R_EDI] = EDI;
551 0d1a29f9 bellard
#endif
552 0d1a29f9 bellard
}
553 bfed01fc ths
554 bfed01fc ths
static inline int cpu_halted(CPUState *env) {
555 bfed01fc ths
    /* handle exit of HALTED state */
556 d0bdf2a2 ths
    if (!(env->hflags & HF_HALTED_MASK))
557 bfed01fc ths
        return 0;
558 bfed01fc ths
    /* disable halt condition */
559 474ea849 aurel32
    if (((env->interrupt_request & CPU_INTERRUPT_HARD) &&
560 474ea849 aurel32
         (env->eflags & IF_MASK)) ||
561 474ea849 aurel32
        (env->interrupt_request & CPU_INTERRUPT_NMI)) {
562 bfed01fc ths
        env->hflags &= ~HF_HALTED_MASK;
563 bfed01fc ths
        return 0;
564 bfed01fc ths
    }
565 bfed01fc ths
    return EXCP_HALTED;
566 bfed01fc ths
}