root / mips-dis.c @ 8686c490
History | View | Annotate | Download (205.9 kB)
1 |
/* Print mips instructions for GDB, the GNU debugger, or for objdump.
|
---|---|
2 |
Copyright 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
|
3 |
2000, 2001, 2002, 2003
|
4 |
Free Software Foundation, Inc.
|
5 |
Contributed by Nobuyuki Hikichi(hikichi@sra.co.jp).
|
6 |
|
7 |
This file is part of GDB, GAS, and the GNU binutils.
|
8 |
|
9 |
This program is free software; you can redistribute it and/or modify
|
10 |
it under the terms of the GNU General Public License as published by
|
11 |
the Free Software Foundation; either version 2 of the License, or
|
12 |
(at your option) any later version.
|
13 |
|
14 |
This program is distributed in the hope that it will be useful,
|
15 |
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
16 |
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
17 |
GNU General Public License for more details.
|
18 |
|
19 |
You should have received a copy of the GNU General Public License
|
20 |
along with this program; if not, write to the Free Software
|
21 |
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
22 |
|
23 |
#include "dis-asm.h" |
24 |
|
25 |
/* mips.h. Mips opcode list for GDB, the GNU debugger.
|
26 |
Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003
|
27 |
Free Software Foundation, Inc.
|
28 |
Contributed by Ralph Campbell and OSF
|
29 |
Commented and modified by Ian Lance Taylor, Cygnus Support
|
30 |
|
31 |
This file is part of GDB, GAS, and the GNU binutils.
|
32 |
|
33 |
GDB, GAS, and the GNU binutils are free software; you can redistribute
|
34 |
them and/or modify them under the terms of the GNU General Public
|
35 |
License as published by the Free Software Foundation; either version
|
36 |
1, or (at your option) any later version.
|
37 |
|
38 |
GDB, GAS, and the GNU binutils are distributed in the hope that they
|
39 |
will be useful, but WITHOUT ANY WARRANTY; without even the implied
|
40 |
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
|
41 |
the GNU General Public License for more details.
|
42 |
|
43 |
You should have received a copy of the GNU General Public License
|
44 |
along with this file; see the file COPYING. If not, write to the Free
|
45 |
Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
46 |
|
47 |
/* mips.h. Mips opcode list for GDB, the GNU debugger.
|
48 |
Copyright 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003
|
49 |
Free Software Foundation, Inc.
|
50 |
Contributed by Ralph Campbell and OSF
|
51 |
Commented and modified by Ian Lance Taylor, Cygnus Support
|
52 |
|
53 |
This file is part of GDB, GAS, and the GNU binutils.
|
54 |
|
55 |
GDB, GAS, and the GNU binutils are free software; you can redistribute
|
56 |
them and/or modify them under the terms of the GNU General Public
|
57 |
License as published by the Free Software Foundation; either version
|
58 |
1, or (at your option) any later version.
|
59 |
|
60 |
GDB, GAS, and the GNU binutils are distributed in the hope that they
|
61 |
will be useful, but WITHOUT ANY WARRANTY; without even the implied
|
62 |
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
|
63 |
the GNU General Public License for more details.
|
64 |
|
65 |
You should have received a copy of the GNU General Public License
|
66 |
along with this file; see the file COPYING. If not, write to the Free
|
67 |
Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
68 |
|
69 |
/* These are bit masks and shift counts to use to access the various
|
70 |
fields of an instruction. To retrieve the X field of an
|
71 |
instruction, use the expression
|
72 |
(i >> OP_SH_X) & OP_MASK_X
|
73 |
To set the same field (to j), use
|
74 |
i = (i &~ (OP_MASK_X << OP_SH_X)) | (j << OP_SH_X)
|
75 |
|
76 |
Make sure you use fields that are appropriate for the instruction,
|
77 |
of course.
|
78 |
|
79 |
The 'i' format uses OP, RS, RT and IMMEDIATE.
|
80 |
|
81 |
The 'j' format uses OP and TARGET.
|
82 |
|
83 |
The 'r' format uses OP, RS, RT, RD, SHAMT and FUNCT.
|
84 |
|
85 |
The 'b' format uses OP, RS, RT and DELTA.
|
86 |
|
87 |
The floating point 'i' format uses OP, RS, RT and IMMEDIATE.
|
88 |
|
89 |
The floating point 'r' format uses OP, FMT, FT, FS, FD and FUNCT.
|
90 |
|
91 |
A breakpoint instruction uses OP, CODE and SPEC (10 bits of the
|
92 |
breakpoint instruction are not defined; Kane says the breakpoint
|
93 |
code field in BREAK is 20 bits; yet MIPS assemblers and debuggers
|
94 |
only use ten bits). An optional two-operand form of break/sdbbp
|
95 |
allows the lower ten bits to be set too, and MIPS32 and later
|
96 |
architectures allow 20 bits to be set with a signal operand
|
97 |
(using CODE20).
|
98 |
|
99 |
The syscall instruction uses CODE20.
|
100 |
|
101 |
The general coprocessor instructions use COPZ. */
|
102 |
|
103 |
#define OP_MASK_OP 0x3f |
104 |
#define OP_SH_OP 26 |
105 |
#define OP_MASK_RS 0x1f |
106 |
#define OP_SH_RS 21 |
107 |
#define OP_MASK_FR 0x1f |
108 |
#define OP_SH_FR 21 |
109 |
#define OP_MASK_FMT 0x1f |
110 |
#define OP_SH_FMT 21 |
111 |
#define OP_MASK_BCC 0x7 |
112 |
#define OP_SH_BCC 18 |
113 |
#define OP_MASK_CODE 0x3ff |
114 |
#define OP_SH_CODE 16 |
115 |
#define OP_MASK_CODE2 0x3ff |
116 |
#define OP_SH_CODE2 6 |
117 |
#define OP_MASK_RT 0x1f |
118 |
#define OP_SH_RT 16 |
119 |
#define OP_MASK_FT 0x1f |
120 |
#define OP_SH_FT 16 |
121 |
#define OP_MASK_CACHE 0x1f |
122 |
#define OP_SH_CACHE 16 |
123 |
#define OP_MASK_RD 0x1f |
124 |
#define OP_SH_RD 11 |
125 |
#define OP_MASK_FS 0x1f |
126 |
#define OP_SH_FS 11 |
127 |
#define OP_MASK_PREFX 0x1f |
128 |
#define OP_SH_PREFX 11 |
129 |
#define OP_MASK_CCC 0x7 |
130 |
#define OP_SH_CCC 8 |
131 |
#define OP_MASK_CODE20 0xfffff /* 20 bit syscall/breakpoint code. */ |
132 |
#define OP_SH_CODE20 6 |
133 |
#define OP_MASK_SHAMT 0x1f |
134 |
#define OP_SH_SHAMT 6 |
135 |
#define OP_MASK_FD 0x1f |
136 |
#define OP_SH_FD 6 |
137 |
#define OP_MASK_TARGET 0x3ffffff |
138 |
#define OP_SH_TARGET 0 |
139 |
#define OP_MASK_COPZ 0x1ffffff |
140 |
#define OP_SH_COPZ 0 |
141 |
#define OP_MASK_IMMEDIATE 0xffff |
142 |
#define OP_SH_IMMEDIATE 0 |
143 |
#define OP_MASK_DELTA 0xffff |
144 |
#define OP_SH_DELTA 0 |
145 |
#define OP_MASK_FUNCT 0x3f |
146 |
#define OP_SH_FUNCT 0 |
147 |
#define OP_MASK_SPEC 0x3f |
148 |
#define OP_SH_SPEC 0 |
149 |
#define OP_SH_LOCC 8 /* FP condition code. */ |
150 |
#define OP_SH_HICC 18 /* FP condition code. */ |
151 |
#define OP_MASK_CC 0x7 |
152 |
#define OP_SH_COP1NORM 25 /* Normal COP1 encoding. */ |
153 |
#define OP_MASK_COP1NORM 0x1 /* a single bit. */ |
154 |
#define OP_SH_COP1SPEC 21 /* COP1 encodings. */ |
155 |
#define OP_MASK_COP1SPEC 0xf |
156 |
#define OP_MASK_COP1SCLR 0x4 |
157 |
#define OP_MASK_COP1CMP 0x3 |
158 |
#define OP_SH_COP1CMP 4 |
159 |
#define OP_SH_FORMAT 21 /* FP short format field. */ |
160 |
#define OP_MASK_FORMAT 0x7 |
161 |
#define OP_SH_TRUE 16 |
162 |
#define OP_MASK_TRUE 0x1 |
163 |
#define OP_SH_GE 17 |
164 |
#define OP_MASK_GE 0x01 |
165 |
#define OP_SH_UNSIGNED 16 |
166 |
#define OP_MASK_UNSIGNED 0x1 |
167 |
#define OP_SH_HINT 16 |
168 |
#define OP_MASK_HINT 0x1f |
169 |
#define OP_SH_MMI 0 /* Multimedia (parallel) op. */ |
170 |
#define OP_MASK_MMI 0x3f |
171 |
#define OP_SH_MMISUB 6 |
172 |
#define OP_MASK_MMISUB 0x1f |
173 |
#define OP_MASK_PERFREG 0x1f /* Performance monitoring. */ |
174 |
#define OP_SH_PERFREG 1 |
175 |
#define OP_SH_SEL 0 /* Coprocessor select field. */ |
176 |
#define OP_MASK_SEL 0x7 /* The sel field of mfcZ and mtcZ. */ |
177 |
#define OP_SH_CODE19 6 /* 19 bit wait code. */ |
178 |
#define OP_MASK_CODE19 0x7ffff |
179 |
#define OP_SH_ALN 21 |
180 |
#define OP_MASK_ALN 0x7 |
181 |
#define OP_SH_VSEL 21 |
182 |
#define OP_MASK_VSEL 0x1f |
183 |
#define OP_MASK_VECBYTE 0x7 /* Selector field is really 4 bits, |
184 |
but 0x8-0xf don't select bytes. */
|
185 |
#define OP_SH_VECBYTE 22 |
186 |
#define OP_MASK_VECALIGN 0x7 /* Vector byte-align (alni.ob) op. */ |
187 |
#define OP_SH_VECALIGN 21 |
188 |
#define OP_MASK_INSMSB 0x1f /* "ins" MSB. */ |
189 |
#define OP_SH_INSMSB 11 |
190 |
#define OP_MASK_EXTMSBD 0x1f /* "ext" MSBD. */ |
191 |
#define OP_SH_EXTMSBD 11 |
192 |
|
193 |
#define OP_OP_COP0 0x10 |
194 |
#define OP_OP_COP1 0x11 |
195 |
#define OP_OP_COP2 0x12 |
196 |
#define OP_OP_COP3 0x13 |
197 |
#define OP_OP_LWC1 0x31 |
198 |
#define OP_OP_LWC2 0x32 |
199 |
#define OP_OP_LWC3 0x33 /* a.k.a. pref */ |
200 |
#define OP_OP_LDC1 0x35 |
201 |
#define OP_OP_LDC2 0x36 |
202 |
#define OP_OP_LDC3 0x37 /* a.k.a. ld */ |
203 |
#define OP_OP_SWC1 0x39 |
204 |
#define OP_OP_SWC2 0x3a |
205 |
#define OP_OP_SWC3 0x3b |
206 |
#define OP_OP_SDC1 0x3d |
207 |
#define OP_OP_SDC2 0x3e |
208 |
#define OP_OP_SDC3 0x3f /* a.k.a. sd */ |
209 |
|
210 |
/* MIPS DSP ASE */
|
211 |
#define OP_SH_DSPACC 11 |
212 |
#define OP_MASK_DSPACC 0x3 |
213 |
#define OP_SH_DSPACC_S 21 |
214 |
#define OP_MASK_DSPACC_S 0x3 |
215 |
#define OP_SH_DSPSFT 20 |
216 |
#define OP_MASK_DSPSFT 0x3f |
217 |
#define OP_SH_DSPSFT_7 19 |
218 |
#define OP_MASK_DSPSFT_7 0x7f |
219 |
#define OP_SH_SA3 21 |
220 |
#define OP_MASK_SA3 0x7 |
221 |
#define OP_SH_SA4 21 |
222 |
#define OP_MASK_SA4 0xf |
223 |
#define OP_SH_IMM8 16 |
224 |
#define OP_MASK_IMM8 0xff |
225 |
#define OP_SH_IMM10 16 |
226 |
#define OP_MASK_IMM10 0x3ff |
227 |
#define OP_SH_WRDSP 11 |
228 |
#define OP_MASK_WRDSP 0x3f |
229 |
#define OP_SH_RDDSP 16 |
230 |
#define OP_MASK_RDDSP 0x3f |
231 |
#define OP_SH_BP 11 |
232 |
#define OP_MASK_BP 0x3 |
233 |
|
234 |
/* MIPS MT ASE */
|
235 |
#define OP_SH_MT_U 5 |
236 |
#define OP_MASK_MT_U 0x1 |
237 |
#define OP_SH_MT_H 4 |
238 |
#define OP_MASK_MT_H 0x1 |
239 |
#define OP_SH_MTACC_T 18 |
240 |
#define OP_MASK_MTACC_T 0x3 |
241 |
#define OP_SH_MTACC_D 13 |
242 |
#define OP_MASK_MTACC_D 0x3 |
243 |
|
244 |
#define OP_OP_COP0 0x10 |
245 |
#define OP_OP_COP1 0x11 |
246 |
#define OP_OP_COP2 0x12 |
247 |
#define OP_OP_COP3 0x13 |
248 |
#define OP_OP_LWC1 0x31 |
249 |
#define OP_OP_LWC2 0x32 |
250 |
#define OP_OP_LWC3 0x33 /* a.k.a. pref */ |
251 |
#define OP_OP_LDC1 0x35 |
252 |
#define OP_OP_LDC2 0x36 |
253 |
#define OP_OP_LDC3 0x37 /* a.k.a. ld */ |
254 |
#define OP_OP_SWC1 0x39 |
255 |
#define OP_OP_SWC2 0x3a |
256 |
#define OP_OP_SWC3 0x3b |
257 |
#define OP_OP_SDC1 0x3d |
258 |
#define OP_OP_SDC2 0x3e |
259 |
#define OP_OP_SDC3 0x3f /* a.k.a. sd */ |
260 |
|
261 |
/* Values in the 'VSEL' field. */
|
262 |
#define MDMX_FMTSEL_IMM_QH 0x1d |
263 |
#define MDMX_FMTSEL_IMM_OB 0x1e |
264 |
#define MDMX_FMTSEL_VEC_QH 0x15 |
265 |
#define MDMX_FMTSEL_VEC_OB 0x16 |
266 |
|
267 |
/* UDI */
|
268 |
#define OP_SH_UDI1 6 |
269 |
#define OP_MASK_UDI1 0x1f |
270 |
#define OP_SH_UDI2 6 |
271 |
#define OP_MASK_UDI2 0x3ff |
272 |
#define OP_SH_UDI3 6 |
273 |
#define OP_MASK_UDI3 0x7fff |
274 |
#define OP_SH_UDI4 6 |
275 |
#define OP_MASK_UDI4 0xfffff |
276 |
/* This structure holds information for a particular instruction. */
|
277 |
|
278 |
struct mips_opcode
|
279 |
{ |
280 |
/* The name of the instruction. */
|
281 |
const char *name; |
282 |
/* A string describing the arguments for this instruction. */
|
283 |
const char *args; |
284 |
/* The basic opcode for the instruction. When assembling, this
|
285 |
opcode is modified by the arguments to produce the actual opcode
|
286 |
that is used. If pinfo is INSN_MACRO, then this is 0. */
|
287 |
unsigned long match; |
288 |
/* If pinfo is not INSN_MACRO, then this is a bit mask for the
|
289 |
relevant portions of the opcode when disassembling. If the
|
290 |
actual opcode anded with the match field equals the opcode field,
|
291 |
then we have found the correct instruction. If pinfo is
|
292 |
INSN_MACRO, then this field is the macro identifier. */
|
293 |
unsigned long mask; |
294 |
/* For a macro, this is INSN_MACRO. Otherwise, it is a collection
|
295 |
of bits describing the instruction, notably any relevant hazard
|
296 |
information. */
|
297 |
unsigned long pinfo; |
298 |
/* A collection of additional bits describing the instruction. */
|
299 |
unsigned long pinfo2; |
300 |
/* A collection of bits describing the instruction sets of which this
|
301 |
instruction or macro is a member. */
|
302 |
unsigned long membership; |
303 |
}; |
304 |
|
305 |
/* These are the characters which may appear in the args field of an
|
306 |
instruction. They appear in the order in which the fields appear
|
307 |
when the instruction is used. Commas and parentheses in the args
|
308 |
string are ignored when assembling, and written into the output
|
309 |
when disassembling.
|
310 |
|
311 |
Each of these characters corresponds to a mask field defined above.
|
312 |
|
313 |
"<" 5 bit shift amount (OP_*_SHAMT)
|
314 |
">" shift amount between 32 and 63, stored after subtracting 32 (OP_*_SHAMT)
|
315 |
"a" 26 bit target address (OP_*_TARGET)
|
316 |
"b" 5 bit base register (OP_*_RS)
|
317 |
"c" 10 bit breakpoint code (OP_*_CODE)
|
318 |
"d" 5 bit destination register specifier (OP_*_RD)
|
319 |
"h" 5 bit prefx hint (OP_*_PREFX)
|
320 |
"i" 16 bit unsigned immediate (OP_*_IMMEDIATE)
|
321 |
"j" 16 bit signed immediate (OP_*_DELTA)
|
322 |
"k" 5 bit cache opcode in target register position (OP_*_CACHE)
|
323 |
Also used for immediate operands in vr5400 vector insns.
|
324 |
"o" 16 bit signed offset (OP_*_DELTA)
|
325 |
"p" 16 bit PC relative branch target address (OP_*_DELTA)
|
326 |
"q" 10 bit extra breakpoint code (OP_*_CODE2)
|
327 |
"r" 5 bit same register used as both source and target (OP_*_RS)
|
328 |
"s" 5 bit source register specifier (OP_*_RS)
|
329 |
"t" 5 bit target register (OP_*_RT)
|
330 |
"u" 16 bit upper 16 bits of address (OP_*_IMMEDIATE)
|
331 |
"v" 5 bit same register used as both source and destination (OP_*_RS)
|
332 |
"w" 5 bit same register used as both target and destination (OP_*_RT)
|
333 |
"U" 5 bit same destination register in both OP_*_RD and OP_*_RT
|
334 |
(used by clo and clz)
|
335 |
"C" 25 bit coprocessor function code (OP_*_COPZ)
|
336 |
"B" 20 bit syscall/breakpoint function code (OP_*_CODE20)
|
337 |
"J" 19 bit wait function code (OP_*_CODE19)
|
338 |
"x" accept and ignore register name
|
339 |
"z" must be zero register
|
340 |
"K" 5 bit Hardware Register (rdhwr instruction) (OP_*_RD)
|
341 |
"+A" 5 bit ins/ext/dins/dext/dinsm/dextm position, which becomes
|
342 |
LSB (OP_*_SHAMT).
|
343 |
Enforces: 0 <= pos < 32.
|
344 |
"+B" 5 bit ins/dins size, which becomes MSB (OP_*_INSMSB).
|
345 |
Requires that "+A" or "+E" occur first to set position.
|
346 |
Enforces: 0 < (pos+size) <= 32.
|
347 |
"+C" 5 bit ext/dext size, which becomes MSBD (OP_*_EXTMSBD).
|
348 |
Requires that "+A" or "+E" occur first to set position.
|
349 |
Enforces: 0 < (pos+size) <= 32.
|
350 |
(Also used by "dext" w/ different limits, but limits for
|
351 |
that are checked by the M_DEXT macro.)
|
352 |
"+E" 5 bit dinsu/dextu position, which becomes LSB-32 (OP_*_SHAMT).
|
353 |
Enforces: 32 <= pos < 64.
|
354 |
"+F" 5 bit "dinsm/dinsu" size, which becomes MSB-32 (OP_*_INSMSB).
|
355 |
Requires that "+A" or "+E" occur first to set position.
|
356 |
Enforces: 32 < (pos+size) <= 64.
|
357 |
"+G" 5 bit "dextm" size, which becomes MSBD-32 (OP_*_EXTMSBD).
|
358 |
Requires that "+A" or "+E" occur first to set position.
|
359 |
Enforces: 32 < (pos+size) <= 64.
|
360 |
"+H" 5 bit "dextu" size, which becomes MSBD (OP_*_EXTMSBD).
|
361 |
Requires that "+A" or "+E" occur first to set position.
|
362 |
Enforces: 32 < (pos+size) <= 64.
|
363 |
|
364 |
Floating point instructions:
|
365 |
"D" 5 bit destination register (OP_*_FD)
|
366 |
"M" 3 bit compare condition code (OP_*_CCC) (only used for mips4 and up)
|
367 |
"N" 3 bit branch condition code (OP_*_BCC) (only used for mips4 and up)
|
368 |
"S" 5 bit fs source 1 register (OP_*_FS)
|
369 |
"T" 5 bit ft source 2 register (OP_*_FT)
|
370 |
"R" 5 bit fr source 3 register (OP_*_FR)
|
371 |
"V" 5 bit same register used as floating source and destination (OP_*_FS)
|
372 |
"W" 5 bit same register used as floating target and destination (OP_*_FT)
|
373 |
|
374 |
Coprocessor instructions:
|
375 |
"E" 5 bit target register (OP_*_RT)
|
376 |
"G" 5 bit destination register (OP_*_RD)
|
377 |
"H" 3 bit sel field for (d)mtc* and (d)mfc* (OP_*_SEL)
|
378 |
"P" 5 bit performance-monitor register (OP_*_PERFREG)
|
379 |
"e" 5 bit vector register byte specifier (OP_*_VECBYTE)
|
380 |
"%" 3 bit immediate vr5400 vector alignment operand (OP_*_VECALIGN)
|
381 |
see also "k" above
|
382 |
"+D" Combined destination register ("G") and sel ("H") for CP0 ops,
|
383 |
for pretty-printing in disassembly only.
|
384 |
|
385 |
Macro instructions:
|
386 |
"A" General 32 bit expression
|
387 |
"I" 32 bit immediate (value placed in imm_expr).
|
388 |
"+I" 32 bit immediate (value placed in imm2_expr).
|
389 |
"F" 64 bit floating point constant in .rdata
|
390 |
"L" 64 bit floating point constant in .lit8
|
391 |
"f" 32 bit floating point constant
|
392 |
"l" 32 bit floating point constant in .lit4
|
393 |
|
394 |
MDMX instruction operands (note that while these use the FP register
|
395 |
fields, they accept both $fN and $vN names for the registers):
|
396 |
"O" MDMX alignment offset (OP_*_ALN)
|
397 |
"Q" MDMX vector/scalar/immediate source (OP_*_VSEL and OP_*_FT)
|
398 |
"X" MDMX destination register (OP_*_FD)
|
399 |
"Y" MDMX source register (OP_*_FS)
|
400 |
"Z" MDMX source register (OP_*_FT)
|
401 |
|
402 |
DSP ASE usage:
|
403 |
"2" 2 bit unsigned immediate for byte align (OP_*_BP)
|
404 |
"3" 3 bit unsigned immediate (OP_*_SA3)
|
405 |
"4" 4 bit unsigned immediate (OP_*_SA4)
|
406 |
"5" 8 bit unsigned immediate (OP_*_IMM8)
|
407 |
"6" 5 bit unsigned immediate (OP_*_RS)
|
408 |
"7" 2 bit dsp accumulator register (OP_*_DSPACC)
|
409 |
"8" 6 bit unsigned immediate (OP_*_WRDSP)
|
410 |
"9" 2 bit dsp accumulator register (OP_*_DSPACC_S)
|
411 |
"0" 6 bit signed immediate (OP_*_DSPSFT)
|
412 |
":" 7 bit signed immediate (OP_*_DSPSFT_7)
|
413 |
"'" 6 bit unsigned immediate (OP_*_RDDSP)
|
414 |
"@" 10 bit signed immediate (OP_*_IMM10)
|
415 |
|
416 |
MT ASE usage:
|
417 |
"!" 1 bit usermode flag (OP_*_MT_U)
|
418 |
"$" 1 bit load high flag (OP_*_MT_H)
|
419 |
"*" 2 bit dsp/smartmips accumulator register (OP_*_MTACC_T)
|
420 |
"&" 2 bit dsp/smartmips accumulator register (OP_*_MTACC_D)
|
421 |
"g" 5 bit coprocessor 1 and 2 destination register (OP_*_RD)
|
422 |
"+t" 5 bit coprocessor 0 destination register (OP_*_RT)
|
423 |
"+T" 5 bit coprocessor 0 destination register (OP_*_RT) - disassembly only
|
424 |
|
425 |
UDI immediates:
|
426 |
"+1" UDI immediate bits 6-10
|
427 |
"+2" UDI immediate bits 6-15
|
428 |
"+3" UDI immediate bits 6-20
|
429 |
"+4" UDI immediate bits 6-25
|
430 |
|
431 |
Other:
|
432 |
"()" parens surrounding optional value
|
433 |
"," separates operands
|
434 |
"[]" brackets around index for vector-op scalar operand specifier (vr5400)
|
435 |
"+" Start of extension sequence.
|
436 |
|
437 |
Characters used so far, for quick reference when adding more:
|
438 |
"234567890"
|
439 |
"%[]<>(),+:'@!$*&"
|
440 |
"ABCDEFGHIJKLMNOPQRSTUVWXYZ"
|
441 |
"abcdefghijklopqrstuvwxz"
|
442 |
|
443 |
Extension character sequences used so far ("+" followed by the
|
444 |
following), for quick reference when adding more:
|
445 |
"1234"
|
446 |
"ABCDEFGHIT"
|
447 |
"t"
|
448 |
*/
|
449 |
|
450 |
/* These are the bits which may be set in the pinfo field of an
|
451 |
instructions, if it is not equal to INSN_MACRO. */
|
452 |
|
453 |
/* Modifies the general purpose register in OP_*_RD. */
|
454 |
#define INSN_WRITE_GPR_D 0x00000001 |
455 |
/* Modifies the general purpose register in OP_*_RT. */
|
456 |
#define INSN_WRITE_GPR_T 0x00000002 |
457 |
/* Modifies general purpose register 31. */
|
458 |
#define INSN_WRITE_GPR_31 0x00000004 |
459 |
/* Modifies the floating point register in OP_*_FD. */
|
460 |
#define INSN_WRITE_FPR_D 0x00000008 |
461 |
/* Modifies the floating point register in OP_*_FS. */
|
462 |
#define INSN_WRITE_FPR_S 0x00000010 |
463 |
/* Modifies the floating point register in OP_*_FT. */
|
464 |
#define INSN_WRITE_FPR_T 0x00000020 |
465 |
/* Reads the general purpose register in OP_*_RS. */
|
466 |
#define INSN_READ_GPR_S 0x00000040 |
467 |
/* Reads the general purpose register in OP_*_RT. */
|
468 |
#define INSN_READ_GPR_T 0x00000080 |
469 |
/* Reads the floating point register in OP_*_FS. */
|
470 |
#define INSN_READ_FPR_S 0x00000100 |
471 |
/* Reads the floating point register in OP_*_FT. */
|
472 |
#define INSN_READ_FPR_T 0x00000200 |
473 |
/* Reads the floating point register in OP_*_FR. */
|
474 |
#define INSN_READ_FPR_R 0x00000400 |
475 |
/* Modifies coprocessor condition code. */
|
476 |
#define INSN_WRITE_COND_CODE 0x00000800 |
477 |
/* Reads coprocessor condition code. */
|
478 |
#define INSN_READ_COND_CODE 0x00001000 |
479 |
/* TLB operation. */
|
480 |
#define INSN_TLB 0x00002000 |
481 |
/* Reads coprocessor register other than floating point register. */
|
482 |
#define INSN_COP 0x00004000 |
483 |
/* Instruction loads value from memory, requiring delay. */
|
484 |
#define INSN_LOAD_MEMORY_DELAY 0x00008000 |
485 |
/* Instruction loads value from coprocessor, requiring delay. */
|
486 |
#define INSN_LOAD_COPROC_DELAY 0x00010000 |
487 |
/* Instruction has unconditional branch delay slot. */
|
488 |
#define INSN_UNCOND_BRANCH_DELAY 0x00020000 |
489 |
/* Instruction has conditional branch delay slot. */
|
490 |
#define INSN_COND_BRANCH_DELAY 0x00040000 |
491 |
/* Conditional branch likely: if branch not taken, insn nullified. */
|
492 |
#define INSN_COND_BRANCH_LIKELY 0x00080000 |
493 |
/* Moves to coprocessor register, requiring delay. */
|
494 |
#define INSN_COPROC_MOVE_DELAY 0x00100000 |
495 |
/* Loads coprocessor register from memory, requiring delay. */
|
496 |
#define INSN_COPROC_MEMORY_DELAY 0x00200000 |
497 |
/* Reads the HI register. */
|
498 |
#define INSN_READ_HI 0x00400000 |
499 |
/* Reads the LO register. */
|
500 |
#define INSN_READ_LO 0x00800000 |
501 |
/* Modifies the HI register. */
|
502 |
#define INSN_WRITE_HI 0x01000000 |
503 |
/* Modifies the LO register. */
|
504 |
#define INSN_WRITE_LO 0x02000000 |
505 |
/* Takes a trap (easier to keep out of delay slot). */
|
506 |
#define INSN_TRAP 0x04000000 |
507 |
/* Instruction stores value into memory. */
|
508 |
#define INSN_STORE_MEMORY 0x08000000 |
509 |
/* Instruction uses single precision floating point. */
|
510 |
#define FP_S 0x10000000 |
511 |
/* Instruction uses double precision floating point. */
|
512 |
#define FP_D 0x20000000 |
513 |
/* Instruction is part of the tx39's integer multiply family. */
|
514 |
#define INSN_MULT 0x40000000 |
515 |
/* Instruction synchronize shared memory. */
|
516 |
#define INSN_SYNC 0x80000000 |
517 |
|
518 |
/* These are the bits which may be set in the pinfo2 field of an
|
519 |
instruction. */
|
520 |
|
521 |
/* Instruction is a simple alias (I.E. "move" for daddu/addu/or) */
|
522 |
#define INSN2_ALIAS 0x00000001 |
523 |
/* Instruction reads MDMX accumulator. */
|
524 |
#define INSN2_READ_MDMX_ACC 0x00000002 |
525 |
/* Instruction writes MDMX accumulator. */
|
526 |
#define INSN2_WRITE_MDMX_ACC 0x00000004 |
527 |
|
528 |
/* Instruction is actually a macro. It should be ignored by the
|
529 |
disassembler, and requires special treatment by the assembler. */
|
530 |
#define INSN_MACRO 0xffffffff |
531 |
|
532 |
/* Masks used to mark instructions to indicate which MIPS ISA level
|
533 |
they were introduced in. ISAs, as defined below, are logical
|
534 |
ORs of these bits, indicating that they support the instructions
|
535 |
defined at the given level. */
|
536 |
|
537 |
#define INSN_ISA_MASK 0x00000fff |
538 |
#define INSN_ISA1 0x00000001 |
539 |
#define INSN_ISA2 0x00000002 |
540 |
#define INSN_ISA3 0x00000004 |
541 |
#define INSN_ISA4 0x00000008 |
542 |
#define INSN_ISA5 0x00000010 |
543 |
#define INSN_ISA32 0x00000020 |
544 |
#define INSN_ISA64 0x00000040 |
545 |
#define INSN_ISA32R2 0x00000080 |
546 |
#define INSN_ISA64R2 0x00000100 |
547 |
|
548 |
/* Masks used for MIPS-defined ASEs. */
|
549 |
#define INSN_ASE_MASK 0x0000f000 |
550 |
|
551 |
/* DSP ASE */
|
552 |
#define INSN_DSP 0x00001000 |
553 |
#define INSN_DSP64 0x00002000 |
554 |
/* MIPS 16 ASE */
|
555 |
#define INSN_MIPS16 0x00004000 |
556 |
/* MIPS-3D ASE */
|
557 |
#define INSN_MIPS3D 0x00008000 |
558 |
|
559 |
/* Chip specific instructions. These are bitmasks. */
|
560 |
|
561 |
/* MIPS R4650 instruction. */
|
562 |
#define INSN_4650 0x00010000 |
563 |
/* LSI R4010 instruction. */
|
564 |
#define INSN_4010 0x00020000 |
565 |
/* NEC VR4100 instruction. */
|
566 |
#define INSN_4100 0x00040000 |
567 |
/* Toshiba R3900 instruction. */
|
568 |
#define INSN_3900 0x00080000 |
569 |
/* MIPS R10000 instruction. */
|
570 |
#define INSN_10000 0x00100000 |
571 |
/* Broadcom SB-1 instruction. */
|
572 |
#define INSN_SB1 0x00200000 |
573 |
/* NEC VR4111/VR4181 instruction. */
|
574 |
#define INSN_4111 0x00400000 |
575 |
/* NEC VR4120 instruction. */
|
576 |
#define INSN_4120 0x00800000 |
577 |
/* NEC VR5400 instruction. */
|
578 |
#define INSN_5400 0x01000000 |
579 |
/* NEC VR5500 instruction. */
|
580 |
#define INSN_5500 0x02000000 |
581 |
|
582 |
/* MDMX ASE */
|
583 |
#define INSN_MDMX 0x04000000 |
584 |
/* MT ASE */
|
585 |
#define INSN_MT 0x08000000 |
586 |
/* SmartMIPS ASE */
|
587 |
#define INSN_SMARTMIPS 0x10000000 |
588 |
/* DSP R2 ASE */
|
589 |
#define INSN_DSPR2 0x20000000 |
590 |
|
591 |
/* MIPS ISA defines, use instead of hardcoding ISA level. */
|
592 |
|
593 |
#define ISA_UNKNOWN 0 /* Gas internal use. */ |
594 |
#define ISA_MIPS1 (INSN_ISA1)
|
595 |
#define ISA_MIPS2 (ISA_MIPS1 | INSN_ISA2)
|
596 |
#define ISA_MIPS3 (ISA_MIPS2 | INSN_ISA3)
|
597 |
#define ISA_MIPS4 (ISA_MIPS3 | INSN_ISA4)
|
598 |
#define ISA_MIPS5 (ISA_MIPS4 | INSN_ISA5)
|
599 |
|
600 |
#define ISA_MIPS32 (ISA_MIPS2 | INSN_ISA32)
|
601 |
#define ISA_MIPS64 (ISA_MIPS5 | INSN_ISA32 | INSN_ISA64)
|
602 |
|
603 |
#define ISA_MIPS32R2 (ISA_MIPS32 | INSN_ISA32R2)
|
604 |
#define ISA_MIPS64R2 (ISA_MIPS64 | INSN_ISA32R2 | INSN_ISA64R2)
|
605 |
|
606 |
|
607 |
/* CPU defines, use instead of hardcoding processor number. Keep this
|
608 |
in sync with bfd/archures.c in order for machine selection to work. */
|
609 |
#define CPU_UNKNOWN 0 /* Gas internal use. */ |
610 |
#define CPU_R3000 3000 |
611 |
#define CPU_R3900 3900 |
612 |
#define CPU_R4000 4000 |
613 |
#define CPU_R4010 4010 |
614 |
#define CPU_VR4100 4100 |
615 |
#define CPU_R4111 4111 |
616 |
#define CPU_VR4120 4120 |
617 |
#define CPU_R4300 4300 |
618 |
#define CPU_R4400 4400 |
619 |
#define CPU_R4600 4600 |
620 |
#define CPU_R4650 4650 |
621 |
#define CPU_R5000 5000 |
622 |
#define CPU_VR5400 5400 |
623 |
#define CPU_VR5500 5500 |
624 |
#define CPU_R6000 6000 |
625 |
#define CPU_RM7000 7000 |
626 |
#define CPU_R8000 8000 |
627 |
#define CPU_R10000 10000 |
628 |
#define CPU_R12000 12000 |
629 |
#define CPU_MIPS16 16 |
630 |
#define CPU_MIPS32 32 |
631 |
#define CPU_MIPS32R2 33 |
632 |
#define CPU_MIPS5 5 |
633 |
#define CPU_MIPS64 64 |
634 |
#define CPU_MIPS64R2 65 |
635 |
#define CPU_SB1 12310201 /* octal 'SB', 01. */ |
636 |
|
637 |
/* Test for membership in an ISA including chip specific ISAs. INSN
|
638 |
is pointer to an element of the opcode table; ISA is the specified
|
639 |
ISA/ASE bitmask to test against; and CPU is the CPU specific ISA to
|
640 |
test, or zero if no CPU specific ISA test is desired. */
|
641 |
|
642 |
#if 0
|
643 |
#define OPCODE_IS_MEMBER(insn, isa, cpu) \
|
644 |
(((insn)->membership & isa) != 0 \
|
645 |
|| (cpu == CPU_R4650 && ((insn)->membership & INSN_4650) != 0) \
|
646 |
|| (cpu == CPU_RM7000 && ((insn)->membership & INSN_4650) != 0) \
|
647 |
|| (cpu == CPU_RM9000 && ((insn)->membership & INSN_4650) != 0) \
|
648 |
|| (cpu == CPU_R4010 && ((insn)->membership & INSN_4010) != 0) \
|
649 |
|| (cpu == CPU_VR4100 && ((insn)->membership & INSN_4100) != 0) \
|
650 |
|| (cpu == CPU_R3900 && ((insn)->membership & INSN_3900) != 0) \
|
651 |
|| ((cpu == CPU_R10000 || cpu == CPU_R12000) \
|
652 |
&& ((insn)->membership & INSN_10000) != 0) \
|
653 |
|| (cpu == CPU_SB1 && ((insn)->membership & INSN_SB1) != 0) \
|
654 |
|| (cpu == CPU_R4111 && ((insn)->membership & INSN_4111) != 0) \
|
655 |
|| (cpu == CPU_VR4120 && ((insn)->membership & INSN_4120) != 0) \
|
656 |
|| (cpu == CPU_VR5400 && ((insn)->membership & INSN_5400) != 0) \
|
657 |
|| (cpu == CPU_VR5500 && ((insn)->membership & INSN_5500) != 0) \
|
658 |
|| 0) /* Please keep this term for easier source merging. */
|
659 |
#else
|
660 |
#define OPCODE_IS_MEMBER(insn, isa, cpu) \
|
661 |
(1 != 0) |
662 |
#endif
|
663 |
|
664 |
/* This is a list of macro expanded instructions.
|
665 |
|
666 |
_I appended means immediate
|
667 |
_A appended means address
|
668 |
_AB appended means address with base register
|
669 |
_D appended means 64 bit floating point constant
|
670 |
_S appended means 32 bit floating point constant. */
|
671 |
|
672 |
enum
|
673 |
{ |
674 |
M_ABS, |
675 |
M_ADD_I, |
676 |
M_ADDU_I, |
677 |
M_AND_I, |
678 |
M_BALIGN, |
679 |
M_BEQ, |
680 |
M_BEQ_I, |
681 |
M_BEQL_I, |
682 |
M_BGE, |
683 |
M_BGEL, |
684 |
M_BGE_I, |
685 |
M_BGEL_I, |
686 |
M_BGEU, |
687 |
M_BGEUL, |
688 |
M_BGEU_I, |
689 |
M_BGEUL_I, |
690 |
M_BGT, |
691 |
M_BGTL, |
692 |
M_BGT_I, |
693 |
M_BGTL_I, |
694 |
M_BGTU, |
695 |
M_BGTUL, |
696 |
M_BGTU_I, |
697 |
M_BGTUL_I, |
698 |
M_BLE, |
699 |
M_BLEL, |
700 |
M_BLE_I, |
701 |
M_BLEL_I, |
702 |
M_BLEU, |
703 |
M_BLEUL, |
704 |
M_BLEU_I, |
705 |
M_BLEUL_I, |
706 |
M_BLT, |
707 |
M_BLTL, |
708 |
M_BLT_I, |
709 |
M_BLTL_I, |
710 |
M_BLTU, |
711 |
M_BLTUL, |
712 |
M_BLTU_I, |
713 |
M_BLTUL_I, |
714 |
M_BNE, |
715 |
M_BNE_I, |
716 |
M_BNEL_I, |
717 |
M_CACHE_AB, |
718 |
M_DABS, |
719 |
M_DADD_I, |
720 |
M_DADDU_I, |
721 |
M_DDIV_3, |
722 |
M_DDIV_3I, |
723 |
M_DDIVU_3, |
724 |
M_DDIVU_3I, |
725 |
M_DEXT, |
726 |
M_DINS, |
727 |
M_DIV_3, |
728 |
M_DIV_3I, |
729 |
M_DIVU_3, |
730 |
M_DIVU_3I, |
731 |
M_DLA_AB, |
732 |
M_DLCA_AB, |
733 |
M_DLI, |
734 |
M_DMUL, |
735 |
M_DMUL_I, |
736 |
M_DMULO, |
737 |
M_DMULO_I, |
738 |
M_DMULOU, |
739 |
M_DMULOU_I, |
740 |
M_DREM_3, |
741 |
M_DREM_3I, |
742 |
M_DREMU_3, |
743 |
M_DREMU_3I, |
744 |
M_DSUB_I, |
745 |
M_DSUBU_I, |
746 |
M_DSUBU_I_2, |
747 |
M_J_A, |
748 |
M_JAL_1, |
749 |
M_JAL_2, |
750 |
M_JAL_A, |
751 |
M_L_DOB, |
752 |
M_L_DAB, |
753 |
M_LA_AB, |
754 |
M_LB_A, |
755 |
M_LB_AB, |
756 |
M_LBU_A, |
757 |
M_LBU_AB, |
758 |
M_LCA_AB, |
759 |
M_LD_A, |
760 |
M_LD_OB, |
761 |
M_LD_AB, |
762 |
M_LDC1_AB, |
763 |
M_LDC2_AB, |
764 |
M_LDC3_AB, |
765 |
M_LDL_AB, |
766 |
M_LDR_AB, |
767 |
M_LH_A, |
768 |
M_LH_AB, |
769 |
M_LHU_A, |
770 |
M_LHU_AB, |
771 |
M_LI, |
772 |
M_LI_D, |
773 |
M_LI_DD, |
774 |
M_LI_S, |
775 |
M_LI_SS, |
776 |
M_LL_AB, |
777 |
M_LLD_AB, |
778 |
M_LS_A, |
779 |
M_LW_A, |
780 |
M_LW_AB, |
781 |
M_LWC0_A, |
782 |
M_LWC0_AB, |
783 |
M_LWC1_A, |
784 |
M_LWC1_AB, |
785 |
M_LWC2_A, |
786 |
M_LWC2_AB, |
787 |
M_LWC3_A, |
788 |
M_LWC3_AB, |
789 |
M_LWL_A, |
790 |
M_LWL_AB, |
791 |
M_LWR_A, |
792 |
M_LWR_AB, |
793 |
M_LWU_AB, |
794 |
M_MOVE, |
795 |
M_MUL, |
796 |
M_MUL_I, |
797 |
M_MULO, |
798 |
M_MULO_I, |
799 |
M_MULOU, |
800 |
M_MULOU_I, |
801 |
M_NOR_I, |
802 |
M_OR_I, |
803 |
M_REM_3, |
804 |
M_REM_3I, |
805 |
M_REMU_3, |
806 |
M_REMU_3I, |
807 |
M_DROL, |
808 |
M_ROL, |
809 |
M_DROL_I, |
810 |
M_ROL_I, |
811 |
M_DROR, |
812 |
M_ROR, |
813 |
M_DROR_I, |
814 |
M_ROR_I, |
815 |
M_S_DA, |
816 |
M_S_DOB, |
817 |
M_S_DAB, |
818 |
M_S_S, |
819 |
M_SC_AB, |
820 |
M_SCD_AB, |
821 |
M_SD_A, |
822 |
M_SD_OB, |
823 |
M_SD_AB, |
824 |
M_SDC1_AB, |
825 |
M_SDC2_AB, |
826 |
M_SDC3_AB, |
827 |
M_SDL_AB, |
828 |
M_SDR_AB, |
829 |
M_SEQ, |
830 |
M_SEQ_I, |
831 |
M_SGE, |
832 |
M_SGE_I, |
833 |
M_SGEU, |
834 |
M_SGEU_I, |
835 |
M_SGT, |
836 |
M_SGT_I, |
837 |
M_SGTU, |
838 |
M_SGTU_I, |
839 |
M_SLE, |
840 |
M_SLE_I, |
841 |
M_SLEU, |
842 |
M_SLEU_I, |
843 |
M_SLT_I, |
844 |
M_SLTU_I, |
845 |
M_SNE, |
846 |
M_SNE_I, |
847 |
M_SB_A, |
848 |
M_SB_AB, |
849 |
M_SH_A, |
850 |
M_SH_AB, |
851 |
M_SW_A, |
852 |
M_SW_AB, |
853 |
M_SWC0_A, |
854 |
M_SWC0_AB, |
855 |
M_SWC1_A, |
856 |
M_SWC1_AB, |
857 |
M_SWC2_A, |
858 |
M_SWC2_AB, |
859 |
M_SWC3_A, |
860 |
M_SWC3_AB, |
861 |
M_SWL_A, |
862 |
M_SWL_AB, |
863 |
M_SWR_A, |
864 |
M_SWR_AB, |
865 |
M_SUB_I, |
866 |
M_SUBU_I, |
867 |
M_SUBU_I_2, |
868 |
M_TEQ_I, |
869 |
M_TGE_I, |
870 |
M_TGEU_I, |
871 |
M_TLT_I, |
872 |
M_TLTU_I, |
873 |
M_TNE_I, |
874 |
M_TRUNCWD, |
875 |
M_TRUNCWS, |
876 |
M_ULD, |
877 |
M_ULD_A, |
878 |
M_ULH, |
879 |
M_ULH_A, |
880 |
M_ULHU, |
881 |
M_ULHU_A, |
882 |
M_ULW, |
883 |
M_ULW_A, |
884 |
M_USH, |
885 |
M_USH_A, |
886 |
M_USW, |
887 |
M_USW_A, |
888 |
M_USD, |
889 |
M_USD_A, |
890 |
M_XOR_I, |
891 |
M_COP0, |
892 |
M_COP1, |
893 |
M_COP2, |
894 |
M_COP3, |
895 |
M_NUM_MACROS |
896 |
}; |
897 |
|
898 |
|
899 |
/* The order of overloaded instructions matters. Label arguments and
|
900 |
register arguments look the same. Instructions that can have either
|
901 |
for arguments must apear in the correct order in this table for the
|
902 |
assembler to pick the right one. In other words, entries with
|
903 |
immediate operands must apear after the same instruction with
|
904 |
registers.
|
905 |
|
906 |
Many instructions are short hand for other instructions (i.e., The
|
907 |
jal <register> instruction is short for jalr <register>). */
|
908 |
|
909 |
extern const struct mips_opcode mips_builtin_opcodes[]; |
910 |
extern const int bfd_mips_num_builtin_opcodes; |
911 |
extern struct mips_opcode *mips_opcodes; |
912 |
extern int bfd_mips_num_opcodes; |
913 |
#define NUMOPCODES bfd_mips_num_opcodes
|
914 |
|
915 |
|
916 |
/* The rest of this file adds definitions for the mips16 TinyRISC
|
917 |
processor. */
|
918 |
|
919 |
/* These are the bitmasks and shift counts used for the different
|
920 |
fields in the instruction formats. Other than OP, no masks are
|
921 |
provided for the fixed portions of an instruction, since they are
|
922 |
not needed.
|
923 |
|
924 |
The I format uses IMM11.
|
925 |
|
926 |
The RI format uses RX and IMM8.
|
927 |
|
928 |
The RR format uses RX, and RY.
|
929 |
|
930 |
The RRI format uses RX, RY, and IMM5.
|
931 |
|
932 |
The RRR format uses RX, RY, and RZ.
|
933 |
|
934 |
The RRI_A format uses RX, RY, and IMM4.
|
935 |
|
936 |
The SHIFT format uses RX, RY, and SHAMT.
|
937 |
|
938 |
The I8 format uses IMM8.
|
939 |
|
940 |
The I8_MOVR32 format uses RY and REGR32.
|
941 |
|
942 |
The IR_MOV32R format uses REG32R and MOV32Z.
|
943 |
|
944 |
The I64 format uses IMM8.
|
945 |
|
946 |
The RI64 format uses RY and IMM5.
|
947 |
*/
|
948 |
|
949 |
#define MIPS16OP_MASK_OP 0x1f |
950 |
#define MIPS16OP_SH_OP 11 |
951 |
#define MIPS16OP_MASK_IMM11 0x7ff |
952 |
#define MIPS16OP_SH_IMM11 0 |
953 |
#define MIPS16OP_MASK_RX 0x7 |
954 |
#define MIPS16OP_SH_RX 8 |
955 |
#define MIPS16OP_MASK_IMM8 0xff |
956 |
#define MIPS16OP_SH_IMM8 0 |
957 |
#define MIPS16OP_MASK_RY 0x7 |
958 |
#define MIPS16OP_SH_RY 5 |
959 |
#define MIPS16OP_MASK_IMM5 0x1f |
960 |
#define MIPS16OP_SH_IMM5 0 |
961 |
#define MIPS16OP_MASK_RZ 0x7 |
962 |
#define MIPS16OP_SH_RZ 2 |
963 |
#define MIPS16OP_MASK_IMM4 0xf |
964 |
#define MIPS16OP_SH_IMM4 0 |
965 |
#define MIPS16OP_MASK_REGR32 0x1f |
966 |
#define MIPS16OP_SH_REGR32 0 |
967 |
#define MIPS16OP_MASK_REG32R 0x1f |
968 |
#define MIPS16OP_SH_REG32R 3 |
969 |
#define MIPS16OP_EXTRACT_REG32R(i) ((((i) >> 5) & 7) | ((i) & 0x18)) |
970 |
#define MIPS16OP_MASK_MOVE32Z 0x7 |
971 |
#define MIPS16OP_SH_MOVE32Z 0 |
972 |
#define MIPS16OP_MASK_IMM6 0x3f |
973 |
#define MIPS16OP_SH_IMM6 5 |
974 |
|
975 |
/* These are the characters which may appears in the args field of an
|
976 |
instruction. They appear in the order in which the fields appear
|
977 |
when the instruction is used. Commas and parentheses in the args
|
978 |
string are ignored when assembling, and written into the output
|
979 |
when disassembling.
|
980 |
|
981 |
"y" 3 bit register (MIPS16OP_*_RY)
|
982 |
"x" 3 bit register (MIPS16OP_*_RX)
|
983 |
"z" 3 bit register (MIPS16OP_*_RZ)
|
984 |
"Z" 3 bit register (MIPS16OP_*_MOVE32Z)
|
985 |
"v" 3 bit same register as source and destination (MIPS16OP_*_RX)
|
986 |
"w" 3 bit same register as source and destination (MIPS16OP_*_RY)
|
987 |
"0" zero register ($0)
|
988 |
"S" stack pointer ($sp or $29)
|
989 |
"P" program counter
|
990 |
"R" return address register ($ra or $31)
|
991 |
"X" 5 bit MIPS register (MIPS16OP_*_REGR32)
|
992 |
"Y" 5 bit MIPS register (MIPS16OP_*_REG32R)
|
993 |
"6" 6 bit unsigned break code (MIPS16OP_*_IMM6)
|
994 |
"a" 26 bit jump address
|
995 |
"e" 11 bit extension value
|
996 |
"l" register list for entry instruction
|
997 |
"L" register list for exit instruction
|
998 |
|
999 |
The remaining codes may be extended. Except as otherwise noted,
|
1000 |
the full extended operand is a 16 bit signed value.
|
1001 |
"<" 3 bit unsigned shift count * 0 (MIPS16OP_*_RZ) (full 5 bit unsigned)
|
1002 |
">" 3 bit unsigned shift count * 0 (MIPS16OP_*_RX) (full 5 bit unsigned)
|
1003 |
"[" 3 bit unsigned shift count * 0 (MIPS16OP_*_RZ) (full 6 bit unsigned)
|
1004 |
"]" 3 bit unsigned shift count * 0 (MIPS16OP_*_RX) (full 6 bit unsigned)
|
1005 |
"4" 4 bit signed immediate * 0 (MIPS16OP_*_IMM4) (full 15 bit signed)
|
1006 |
"5" 5 bit unsigned immediate * 0 (MIPS16OP_*_IMM5)
|
1007 |
"H" 5 bit unsigned immediate * 2 (MIPS16OP_*_IMM5)
|
1008 |
"W" 5 bit unsigned immediate * 4 (MIPS16OP_*_IMM5)
|
1009 |
"D" 5 bit unsigned immediate * 8 (MIPS16OP_*_IMM5)
|
1010 |
"j" 5 bit signed immediate * 0 (MIPS16OP_*_IMM5)
|
1011 |
"8" 8 bit unsigned immediate * 0 (MIPS16OP_*_IMM8)
|
1012 |
"V" 8 bit unsigned immediate * 4 (MIPS16OP_*_IMM8)
|
1013 |
"C" 8 bit unsigned immediate * 8 (MIPS16OP_*_IMM8)
|
1014 |
"U" 8 bit unsigned immediate * 0 (MIPS16OP_*_IMM8) (full 16 bit unsigned)
|
1015 |
"k" 8 bit signed immediate * 0 (MIPS16OP_*_IMM8)
|
1016 |
"K" 8 bit signed immediate * 8 (MIPS16OP_*_IMM8)
|
1017 |
"p" 8 bit conditional branch address (MIPS16OP_*_IMM8)
|
1018 |
"q" 11 bit branch address (MIPS16OP_*_IMM11)
|
1019 |
"A" 8 bit PC relative address * 4 (MIPS16OP_*_IMM8)
|
1020 |
"B" 5 bit PC relative address * 8 (MIPS16OP_*_IMM5)
|
1021 |
"E" 5 bit PC relative address * 4 (MIPS16OP_*_IMM5)
|
1022 |
*/
|
1023 |
|
1024 |
/* Save/restore encoding for the args field when all 4 registers are
|
1025 |
either saved as arguments or saved/restored as statics. */
|
1026 |
#define MIPS16_ALL_ARGS 0xe |
1027 |
#define MIPS16_ALL_STATICS 0xb |
1028 |
|
1029 |
/* For the mips16, we use the same opcode table format and a few of
|
1030 |
the same flags. However, most of the flags are different. */
|
1031 |
|
1032 |
/* Modifies the register in MIPS16OP_*_RX. */
|
1033 |
#define MIPS16_INSN_WRITE_X 0x00000001 |
1034 |
/* Modifies the register in MIPS16OP_*_RY. */
|
1035 |
#define MIPS16_INSN_WRITE_Y 0x00000002 |
1036 |
/* Modifies the register in MIPS16OP_*_RZ. */
|
1037 |
#define MIPS16_INSN_WRITE_Z 0x00000004 |
1038 |
/* Modifies the T ($24) register. */
|
1039 |
#define MIPS16_INSN_WRITE_T 0x00000008 |
1040 |
/* Modifies the SP ($29) register. */
|
1041 |
#define MIPS16_INSN_WRITE_SP 0x00000010 |
1042 |
/* Modifies the RA ($31) register. */
|
1043 |
#define MIPS16_INSN_WRITE_31 0x00000020 |
1044 |
/* Modifies the general purpose register in MIPS16OP_*_REG32R. */
|
1045 |
#define MIPS16_INSN_WRITE_GPR_Y 0x00000040 |
1046 |
/* Reads the register in MIPS16OP_*_RX. */
|
1047 |
#define MIPS16_INSN_READ_X 0x00000080 |
1048 |
/* Reads the register in MIPS16OP_*_RY. */
|
1049 |
#define MIPS16_INSN_READ_Y 0x00000100 |
1050 |
/* Reads the register in MIPS16OP_*_MOVE32Z. */
|
1051 |
#define MIPS16_INSN_READ_Z 0x00000200 |
1052 |
/* Reads the T ($24) register. */
|
1053 |
#define MIPS16_INSN_READ_T 0x00000400 |
1054 |
/* Reads the SP ($29) register. */
|
1055 |
#define MIPS16_INSN_READ_SP 0x00000800 |
1056 |
/* Reads the RA ($31) register. */
|
1057 |
#define MIPS16_INSN_READ_31 0x00001000 |
1058 |
/* Reads the program counter. */
|
1059 |
#define MIPS16_INSN_READ_PC 0x00002000 |
1060 |
/* Reads the general purpose register in MIPS16OP_*_REGR32. */
|
1061 |
#define MIPS16_INSN_READ_GPR_X 0x00004000 |
1062 |
/* Is a branch insn. */
|
1063 |
#define MIPS16_INSN_BRANCH 0x00010000 |
1064 |
|
1065 |
/* The following flags have the same value for the mips16 opcode
|
1066 |
table:
|
1067 |
INSN_UNCOND_BRANCH_DELAY
|
1068 |
INSN_COND_BRANCH_DELAY
|
1069 |
INSN_COND_BRANCH_LIKELY (never used)
|
1070 |
INSN_READ_HI
|
1071 |
INSN_READ_LO
|
1072 |
INSN_WRITE_HI
|
1073 |
INSN_WRITE_LO
|
1074 |
INSN_TRAP
|
1075 |
INSN_ISA3
|
1076 |
*/
|
1077 |
|
1078 |
extern const struct mips_opcode mips16_opcodes[]; |
1079 |
extern const int bfd_mips16_num_opcodes; |
1080 |
|
1081 |
/* Short hand so the lines aren't too long. */
|
1082 |
|
1083 |
#define LDD INSN_LOAD_MEMORY_DELAY
|
1084 |
#define LCD INSN_LOAD_COPROC_DELAY
|
1085 |
#define UBD INSN_UNCOND_BRANCH_DELAY
|
1086 |
#define CBD INSN_COND_BRANCH_DELAY
|
1087 |
#define COD INSN_COPROC_MOVE_DELAY
|
1088 |
#define CLD INSN_COPROC_MEMORY_DELAY
|
1089 |
#define CBL INSN_COND_BRANCH_LIKELY
|
1090 |
#define TRAP INSN_TRAP
|
1091 |
#define SM INSN_STORE_MEMORY
|
1092 |
|
1093 |
#define WR_d INSN_WRITE_GPR_D
|
1094 |
#define WR_t INSN_WRITE_GPR_T
|
1095 |
#define WR_31 INSN_WRITE_GPR_31
|
1096 |
#define WR_D INSN_WRITE_FPR_D
|
1097 |
#define WR_T INSN_WRITE_FPR_T
|
1098 |
#define WR_S INSN_WRITE_FPR_S
|
1099 |
#define RD_s INSN_READ_GPR_S
|
1100 |
#define RD_b INSN_READ_GPR_S
|
1101 |
#define RD_t INSN_READ_GPR_T
|
1102 |
#define RD_S INSN_READ_FPR_S
|
1103 |
#define RD_T INSN_READ_FPR_T
|
1104 |
#define RD_R INSN_READ_FPR_R
|
1105 |
#define WR_CC INSN_WRITE_COND_CODE
|
1106 |
#define RD_CC INSN_READ_COND_CODE
|
1107 |
#define RD_C0 INSN_COP
|
1108 |
#define RD_C1 INSN_COP
|
1109 |
#define RD_C2 INSN_COP
|
1110 |
#define RD_C3 INSN_COP
|
1111 |
#define WR_C0 INSN_COP
|
1112 |
#define WR_C1 INSN_COP
|
1113 |
#define WR_C2 INSN_COP
|
1114 |
#define WR_C3 INSN_COP
|
1115 |
|
1116 |
#define WR_HI INSN_WRITE_HI
|
1117 |
#define RD_HI INSN_READ_HI
|
1118 |
#define MOD_HI WR_HI|RD_HI
|
1119 |
|
1120 |
#define WR_LO INSN_WRITE_LO
|
1121 |
#define RD_LO INSN_READ_LO
|
1122 |
#define MOD_LO WR_LO|RD_LO
|
1123 |
|
1124 |
#define WR_HILO WR_HI|WR_LO
|
1125 |
#define RD_HILO RD_HI|RD_LO
|
1126 |
#define MOD_HILO WR_HILO|RD_HILO
|
1127 |
|
1128 |
#define IS_M INSN_MULT
|
1129 |
|
1130 |
#define WR_MACC INSN2_WRITE_MDMX_ACC
|
1131 |
#define RD_MACC INSN2_READ_MDMX_ACC
|
1132 |
|
1133 |
#define I1 INSN_ISA1
|
1134 |
#define I2 INSN_ISA2
|
1135 |
#define I3 INSN_ISA3
|
1136 |
#define I4 INSN_ISA4
|
1137 |
#define I5 INSN_ISA5
|
1138 |
#define I32 INSN_ISA32
|
1139 |
#define I64 INSN_ISA64
|
1140 |
#define I33 INSN_ISA32R2
|
1141 |
#define I65 INSN_ISA64R2
|
1142 |
|
1143 |
/* MIPS64 MIPS-3D ASE support. */
|
1144 |
#define I16 INSN_MIPS16
|
1145 |
|
1146 |
/* MIPS32 SmartMIPS ASE support. */
|
1147 |
#define SMT INSN_SMARTMIPS
|
1148 |
|
1149 |
/* MIPS64 MIPS-3D ASE support. */
|
1150 |
#define M3D INSN_MIPS3D
|
1151 |
|
1152 |
/* MIPS64 MDMX ASE support. */
|
1153 |
#define MX INSN_MDMX
|
1154 |
|
1155 |
#define P3 INSN_4650
|
1156 |
#define L1 INSN_4010
|
1157 |
#define V1 (INSN_4100 | INSN_4111 | INSN_4120)
|
1158 |
#define T3 INSN_3900
|
1159 |
#define M1 INSN_10000
|
1160 |
#define SB1 INSN_SB1
|
1161 |
#define N411 INSN_4111
|
1162 |
#define N412 INSN_4120
|
1163 |
#define N5 (INSN_5400 | INSN_5500)
|
1164 |
#define N54 INSN_5400
|
1165 |
#define N55 INSN_5500
|
1166 |
|
1167 |
#define G1 (T3 \
|
1168 |
) |
1169 |
|
1170 |
#define G2 (T3 \
|
1171 |
) |
1172 |
|
1173 |
#define G3 (I4 \
|
1174 |
) |
1175 |
|
1176 |
/* MIPS DSP ASE support.
|
1177 |
NOTE:
|
1178 |
1. MIPS DSP ASE includes 4 accumulators ($ac0 - $ac3). $ac0 is the pair
|
1179 |
of original HI and LO. $ac1, $ac2 and $ac3 are new registers, and have
|
1180 |
the same structure as $ac0 (HI + LO). For DSP instructions that write or
|
1181 |
read accumulators (that may be $ac0), we add WR_a (WR_HILO) or RD_a
|
1182 |
(RD_HILO) attributes, such that HILO dependencies are maintained
|
1183 |
conservatively.
|
1184 |
|
1185 |
2. For some mul. instructions that use integer registers as destinations
|
1186 |
but destroy HI+LO as side-effect, we add WR_HILO to their attributes.
|
1187 |
|
1188 |
3. MIPS DSP ASE includes a new DSP control register, which has 6 fields
|
1189 |
(ccond, outflag, EFI, c, scount, pos). Many DSP instructions read or write
|
1190 |
certain fields of the DSP control register. For simplicity, we decide not
|
1191 |
to track dependencies of these fields.
|
1192 |
However, "bposge32" is a branch instruction that depends on the "pos"
|
1193 |
field. In order to make sure that GAS does not reorder DSP instructions
|
1194 |
that writes the "pos" field and "bposge32", we add DSP_VOLA (INSN_TRAP)
|
1195 |
attribute to those instructions that write the "pos" field. */
|
1196 |
|
1197 |
#define WR_a WR_HILO /* Write dsp accumulators (reuse WR_HILO) */ |
1198 |
#define RD_a RD_HILO /* Read dsp accumulators (reuse RD_HILO) */ |
1199 |
#define MOD_a WR_a|RD_a
|
1200 |
#define DSP_VOLA INSN_TRAP
|
1201 |
#define D32 INSN_DSP
|
1202 |
#define D33 INSN_DSPR2
|
1203 |
#define D64 INSN_DSP64
|
1204 |
|
1205 |
/* MIPS MT ASE support. */
|
1206 |
#define MT32 INSN_MT
|
1207 |
|
1208 |
/* The order of overloaded instructions matters. Label arguments and
|
1209 |
register arguments look the same. Instructions that can have either
|
1210 |
for arguments must apear in the correct order in this table for the
|
1211 |
assembler to pick the right one. In other words, entries with
|
1212 |
immediate operands must apear after the same instruction with
|
1213 |
registers.
|
1214 |
|
1215 |
Because of the lookup algorithm used, entries with the same opcode
|
1216 |
name must be contiguous.
|
1217 |
|
1218 |
Many instructions are short hand for other instructions (i.e., The
|
1219 |
jal <register> instruction is short for jalr <register>). */
|
1220 |
|
1221 |
const struct mips_opcode mips_builtin_opcodes[] = |
1222 |
{ |
1223 |
/* These instructions appear first so that the disassembler will find
|
1224 |
them first. The assemblers uses a hash table based on the
|
1225 |
instruction name anyhow. */
|
1226 |
/* name, args, match, mask, pinfo, membership */
|
1227 |
{"pref", "k,o(b)", 0xcc000000, 0xfc000000, RD_b, 0, I4|I32|G3 }, |
1228 |
{"prefx", "h,t(b)", 0x4c00000f, 0xfc0007ff, RD_b|RD_t, 0, I4|I33 }, |
1229 |
{"nop", "", 0x00000000, 0xffffffff, 0, INSN2_ALIAS, I1 }, /* sll */ |
1230 |
{"ssnop", "", 0x00000040, 0xffffffff, 0, INSN2_ALIAS, I32|N55 }, /* sll */ |
1231 |
{"ehb", "", 0x000000c0, 0xffffffff, 0, INSN2_ALIAS, I33 }, /* sll */ |
1232 |
{"li", "t,j", 0x24000000, 0xffe00000, WR_t, INSN2_ALIAS, I1 }, /* addiu */ |
1233 |
{"li", "t,i", 0x34000000, 0xffe00000, WR_t, INSN2_ALIAS, I1 }, /* ori */ |
1234 |
{"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1 }, |
1235 |
{"move", "d,s", 0, (int) M_MOVE, INSN_MACRO, 0, I1 }, |
1236 |
{"move", "d,s", 0x0000002d, 0xfc1f07ff, WR_d|RD_s, INSN2_ALIAS, I3 },/* daddu */ |
1237 |
{"move", "d,s", 0x00000021, 0xfc1f07ff, WR_d|RD_s, INSN2_ALIAS, I1 },/* addu */ |
1238 |
{"move", "d,s", 0x00000025, 0xfc1f07ff, WR_d|RD_s, INSN2_ALIAS, I1 },/* or */ |
1239 |
{"b", "p", 0x10000000, 0xffff0000, UBD, INSN2_ALIAS, I1 },/* beq 0,0 */ |
1240 |
{"b", "p", 0x04010000, 0xffff0000, UBD, INSN2_ALIAS, I1 },/* bgez 0 */ |
1241 |
{"bal", "p", 0x04110000, 0xffff0000, UBD|WR_31, INSN2_ALIAS, I1 },/* bgezal 0*/ |
1242 |
|
1243 |
{"abs", "d,v", 0, (int) M_ABS, INSN_MACRO, 0, I1 }, |
1244 |
{"abs.s", "D,V", 0x46000005, 0xffff003f, WR_D|RD_S|FP_S, 0, I1 }, |
1245 |
{"abs.d", "D,V", 0x46200005, 0xffff003f, WR_D|RD_S|FP_D, 0, I1 }, |
1246 |
{"abs.ps", "D,V", 0x46c00005, 0xffff003f, WR_D|RD_S|FP_D, 0, I5|I33 }, |
1247 |
{"add", "d,v,t", 0x00000020, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
1248 |
{"add", "t,r,I", 0, (int) M_ADD_I, INSN_MACRO, 0, I1 }, |
1249 |
{"add.s", "D,V,T", 0x46000000, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, I1 }, |
1250 |
{"add.d", "D,V,T", 0x46200000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I1 }, |
1251 |
{"add.ob", "X,Y,Q", 0x7800000b, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1252 |
{"add.ob", "D,S,T", 0x4ac0000b, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1253 |
{"add.ob", "D,S,T[e]", 0x4800000b, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
1254 |
{"add.ob", "D,S,k", 0x4bc0000b, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1255 |
{"add.ps", "D,V,T", 0x46c00000, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
1256 |
{"add.qh", "X,Y,Q", 0x7820000b, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
1257 |
{"adda.ob", "Y,Q", 0x78000037, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
1258 |
{"adda.qh", "Y,Q", 0x78200037, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
1259 |
{"addi", "t,r,j", 0x20000000, 0xfc000000, WR_t|RD_s, 0, I1 }, |
1260 |
{"addiu", "t,r,j", 0x24000000, 0xfc000000, WR_t|RD_s, 0, I1 }, |
1261 |
{"addl.ob", "Y,Q", 0x78000437, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
1262 |
{"addl.qh", "Y,Q", 0x78200437, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
1263 |
{"addr.ps", "D,S,T", 0x46c00018, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, M3D }, |
1264 |
{"addu", "d,v,t", 0x00000021, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
1265 |
{"addu", "t,r,I", 0, (int) M_ADDU_I, INSN_MACRO, 0, I1 }, |
1266 |
{"alni.ob", "X,Y,Z,O", 0x78000018, 0xff00003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1267 |
{"alni.ob", "D,S,T,%", 0x48000018, 0xff00003f, WR_D|RD_S|RD_T, 0, N54 }, |
1268 |
{"alni.qh", "X,Y,Z,O", 0x7800001a, 0xff00003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
1269 |
{"alnv.ps", "D,V,T,s", 0x4c00001e, 0xfc00003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
1270 |
{"alnv.ob", "X,Y,Z,s", 0x78000019, 0xfc00003f, WR_D|RD_S|RD_T|RD_s|FP_D, 0, MX|SB1 }, |
1271 |
{"alnv.qh", "X,Y,Z,s", 0x7800001b, 0xfc00003f, WR_D|RD_S|RD_T|RD_s|FP_D, 0, MX }, |
1272 |
{"and", "d,v,t", 0x00000024, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
1273 |
{"and", "t,r,I", 0, (int) M_AND_I, INSN_MACRO, 0, I1 }, |
1274 |
{"and.ob", "X,Y,Q", 0x7800000c, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1275 |
{"and.ob", "D,S,T", 0x4ac0000c, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1276 |
{"and.ob", "D,S,T[e]", 0x4800000c, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
1277 |
{"and.ob", "D,S,k", 0x4bc0000c, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1278 |
{"and.qh", "X,Y,Q", 0x7820000c, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
1279 |
{"andi", "t,r,i", 0x30000000, 0xfc000000, WR_t|RD_s, 0, I1 }, |
1280 |
/* b is at the top of the table. */
|
1281 |
/* bal is at the top of the table. */
|
1282 |
/* bc0[tf]l? are at the bottom of the table. */
|
1283 |
{"bc1any2f", "N,p", 0x45200000, 0xffe30000, CBD|RD_CC|FP_S, 0, M3D }, |
1284 |
{"bc1any2t", "N,p", 0x45210000, 0xffe30000, CBD|RD_CC|FP_S, 0, M3D }, |
1285 |
{"bc1any4f", "N,p", 0x45400000, 0xffe30000, CBD|RD_CC|FP_S, 0, M3D }, |
1286 |
{"bc1any4t", "N,p", 0x45410000, 0xffe30000, CBD|RD_CC|FP_S, 0, M3D }, |
1287 |
{"bc1f", "p", 0x45000000, 0xffff0000, CBD|RD_CC|FP_S, 0, I1 }, |
1288 |
{"bc1f", "N,p", 0x45000000, 0xffe30000, CBD|RD_CC|FP_S, 0, I4|I32 }, |
1289 |
{"bc1fl", "p", 0x45020000, 0xffff0000, CBL|RD_CC|FP_S, 0, I2|T3 }, |
1290 |
{"bc1fl", "N,p", 0x45020000, 0xffe30000, CBL|RD_CC|FP_S, 0, I4|I32 }, |
1291 |
{"bc1t", "p", 0x45010000, 0xffff0000, CBD|RD_CC|FP_S, 0, I1 }, |
1292 |
{"bc1t", "N,p", 0x45010000, 0xffe30000, CBD|RD_CC|FP_S, 0, I4|I32 }, |
1293 |
{"bc1tl", "p", 0x45030000, 0xffff0000, CBL|RD_CC|FP_S, 0, I2|T3 }, |
1294 |
{"bc1tl", "N,p", 0x45030000, 0xffe30000, CBL|RD_CC|FP_S, 0, I4|I32 }, |
1295 |
/* bc2* are at the bottom of the table. */
|
1296 |
/* bc3* are at the bottom of the table. */
|
1297 |
{"beqz", "s,p", 0x10000000, 0xfc1f0000, CBD|RD_s, 0, I1 }, |
1298 |
{"beqzl", "s,p", 0x50000000, 0xfc1f0000, CBL|RD_s, 0, I2|T3 }, |
1299 |
{"beq", "s,t,p", 0x10000000, 0xfc000000, CBD|RD_s|RD_t, 0, I1 }, |
1300 |
{"beq", "s,I,p", 0, (int) M_BEQ_I, INSN_MACRO, 0, I1 }, |
1301 |
{"beql", "s,t,p", 0x50000000, 0xfc000000, CBL|RD_s|RD_t, 0, I2|T3 }, |
1302 |
{"beql", "s,I,p", 0, (int) M_BEQL_I, INSN_MACRO, 0, I2|T3 }, |
1303 |
{"bge", "s,t,p", 0, (int) M_BGE, INSN_MACRO, 0, I1 }, |
1304 |
{"bge", "s,I,p", 0, (int) M_BGE_I, INSN_MACRO, 0, I1 }, |
1305 |
{"bgel", "s,t,p", 0, (int) M_BGEL, INSN_MACRO, 0, I2|T3 }, |
1306 |
{"bgel", "s,I,p", 0, (int) M_BGEL_I, INSN_MACRO, 0, I2|T3 }, |
1307 |
{"bgeu", "s,t,p", 0, (int) M_BGEU, INSN_MACRO, 0, I1 }, |
1308 |
{"bgeu", "s,I,p", 0, (int) M_BGEU_I, INSN_MACRO, 0, I1 }, |
1309 |
{"bgeul", "s,t,p", 0, (int) M_BGEUL, INSN_MACRO, 0, I2|T3 }, |
1310 |
{"bgeul", "s,I,p", 0, (int) M_BGEUL_I, INSN_MACRO, 0, I2|T3 }, |
1311 |
{"bgez", "s,p", 0x04010000, 0xfc1f0000, CBD|RD_s, 0, I1 }, |
1312 |
{"bgezl", "s,p", 0x04030000, 0xfc1f0000, CBL|RD_s, 0, I2|T3 }, |
1313 |
{"bgezal", "s,p", 0x04110000, 0xfc1f0000, CBD|RD_s|WR_31, 0, I1 }, |
1314 |
{"bgezall", "s,p", 0x04130000, 0xfc1f0000, CBL|RD_s|WR_31, 0, I2|T3 }, |
1315 |
{"bgt", "s,t,p", 0, (int) M_BGT, INSN_MACRO, 0, I1 }, |
1316 |
{"bgt", "s,I,p", 0, (int) M_BGT_I, INSN_MACRO, 0, I1 }, |
1317 |
{"bgtl", "s,t,p", 0, (int) M_BGTL, INSN_MACRO, 0, I2|T3 }, |
1318 |
{"bgtl", "s,I,p", 0, (int) M_BGTL_I, INSN_MACRO, 0, I2|T3 }, |
1319 |
{"bgtu", "s,t,p", 0, (int) M_BGTU, INSN_MACRO, 0, I1 }, |
1320 |
{"bgtu", "s,I,p", 0, (int) M_BGTU_I, INSN_MACRO, 0, I1 }, |
1321 |
{"bgtul", "s,t,p", 0, (int) M_BGTUL, INSN_MACRO, 0, I2|T3 }, |
1322 |
{"bgtul", "s,I,p", 0, (int) M_BGTUL_I, INSN_MACRO, 0, I2|T3 }, |
1323 |
{"bgtz", "s,p", 0x1c000000, 0xfc1f0000, CBD|RD_s, 0, I1 }, |
1324 |
{"bgtzl", "s,p", 0x5c000000, 0xfc1f0000, CBL|RD_s, 0, I2|T3 }, |
1325 |
{"ble", "s,t,p", 0, (int) M_BLE, INSN_MACRO, 0, I1 }, |
1326 |
{"ble", "s,I,p", 0, (int) M_BLE_I, INSN_MACRO, 0, I1 }, |
1327 |
{"blel", "s,t,p", 0, (int) M_BLEL, INSN_MACRO, 0, I2|T3 }, |
1328 |
{"blel", "s,I,p", 0, (int) M_BLEL_I, INSN_MACRO, 0, I2|T3 }, |
1329 |
{"bleu", "s,t,p", 0, (int) M_BLEU, INSN_MACRO, 0, I1 }, |
1330 |
{"bleu", "s,I,p", 0, (int) M_BLEU_I, INSN_MACRO, 0, I1 }, |
1331 |
{"bleul", "s,t,p", 0, (int) M_BLEUL, INSN_MACRO, 0, I2|T3 }, |
1332 |
{"bleul", "s,I,p", 0, (int) M_BLEUL_I, INSN_MACRO, 0, I2|T3 }, |
1333 |
{"blez", "s,p", 0x18000000, 0xfc1f0000, CBD|RD_s, 0, I1 }, |
1334 |
{"blezl", "s,p", 0x58000000, 0xfc1f0000, CBL|RD_s, 0, I2|T3 }, |
1335 |
{"blt", "s,t,p", 0, (int) M_BLT, INSN_MACRO, 0, I1 }, |
1336 |
{"blt", "s,I,p", 0, (int) M_BLT_I, INSN_MACRO, 0, I1 }, |
1337 |
{"bltl", "s,t,p", 0, (int) M_BLTL, INSN_MACRO, 0, I2|T3 }, |
1338 |
{"bltl", "s,I,p", 0, (int) M_BLTL_I, INSN_MACRO, 0, I2|T3 }, |
1339 |
{"bltu", "s,t,p", 0, (int) M_BLTU, INSN_MACRO, 0, I1 }, |
1340 |
{"bltu", "s,I,p", 0, (int) M_BLTU_I, INSN_MACRO, 0, I1 }, |
1341 |
{"bltul", "s,t,p", 0, (int) M_BLTUL, INSN_MACRO, 0, I2|T3 }, |
1342 |
{"bltul", "s,I,p", 0, (int) M_BLTUL_I, INSN_MACRO, 0, I2|T3 }, |
1343 |
{"bltz", "s,p", 0x04000000, 0xfc1f0000, CBD|RD_s, 0, I1 }, |
1344 |
{"bltzl", "s,p", 0x04020000, 0xfc1f0000, CBL|RD_s, 0, I2|T3 }, |
1345 |
{"bltzal", "s,p", 0x04100000, 0xfc1f0000, CBD|RD_s|WR_31, 0, I1 }, |
1346 |
{"bltzall", "s,p", 0x04120000, 0xfc1f0000, CBL|RD_s|WR_31, 0, I2|T3 }, |
1347 |
{"bnez", "s,p", 0x14000000, 0xfc1f0000, CBD|RD_s, 0, I1 }, |
1348 |
{"bnezl", "s,p", 0x54000000, 0xfc1f0000, CBL|RD_s, 0, I2|T3 }, |
1349 |
{"bne", "s,t,p", 0x14000000, 0xfc000000, CBD|RD_s|RD_t, 0, I1 }, |
1350 |
{"bne", "s,I,p", 0, (int) M_BNE_I, INSN_MACRO, 0, I1 }, |
1351 |
{"bnel", "s,t,p", 0x54000000, 0xfc000000, CBL|RD_s|RD_t, 0, I2|T3 }, |
1352 |
{"bnel", "s,I,p", 0, (int) M_BNEL_I, INSN_MACRO, 0, I2|T3 }, |
1353 |
{"break", "", 0x0000000d, 0xffffffff, TRAP, 0, I1 }, |
1354 |
{"break", "c", 0x0000000d, 0xfc00ffff, TRAP, 0, I1 }, |
1355 |
{"break", "c,q", 0x0000000d, 0xfc00003f, TRAP, 0, I1 }, |
1356 |
{"c.f.d", "S,T", 0x46200030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1357 |
{"c.f.d", "M,S,T", 0x46200030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1358 |
{"c.f.s", "S,T", 0x46000030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1359 |
{"c.f.s", "M,S,T", 0x46000030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1360 |
{"c.f.ps", "S,T", 0x46c00030, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1361 |
{"c.f.ps", "M,S,T", 0x46c00030, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1362 |
{"c.un.d", "S,T", 0x46200031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1363 |
{"c.un.d", "M,S,T", 0x46200031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1364 |
{"c.un.s", "S,T", 0x46000031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1365 |
{"c.un.s", "M,S,T", 0x46000031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1366 |
{"c.un.ps", "S,T", 0x46c00031, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1367 |
{"c.un.ps", "M,S,T", 0x46c00031, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1368 |
{"c.eq.d", "S,T", 0x46200032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1369 |
{"c.eq.d", "M,S,T", 0x46200032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1370 |
{"c.eq.s", "S,T", 0x46000032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1371 |
{"c.eq.s", "M,S,T", 0x46000032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1372 |
{"c.eq.ob", "Y,Q", 0x78000001, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1373 |
{"c.eq.ob", "S,T", 0x4ac00001, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1374 |
{"c.eq.ob", "S,T[e]", 0x48000001, 0xfe2007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1375 |
{"c.eq.ob", "S,k", 0x4bc00001, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1376 |
{"c.eq.ps", "S,T", 0x46c00032, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1377 |
{"c.eq.ps", "M,S,T", 0x46c00032, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1378 |
{"c.eq.qh", "Y,Q", 0x78200001, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D, 0, MX }, |
1379 |
{"c.ueq.d", "S,T", 0x46200033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1380 |
{"c.ueq.d", "M,S,T", 0x46200033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1381 |
{"c.ueq.s", "S,T", 0x46000033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1382 |
{"c.ueq.s", "M,S,T", 0x46000033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1383 |
{"c.ueq.ps","S,T", 0x46c00033, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1384 |
{"c.ueq.ps","M,S,T", 0x46c00033, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1385 |
{"c.olt.d", "S,T", 0x46200034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1386 |
{"c.olt.d", "M,S,T", 0x46200034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1387 |
{"c.olt.s", "S,T", 0x46000034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1388 |
{"c.olt.s", "M,S,T", 0x46000034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1389 |
{"c.olt.ps","S,T", 0x46c00034, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1390 |
{"c.olt.ps","M,S,T", 0x46c00034, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1391 |
{"c.ult.d", "S,T", 0x46200035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1392 |
{"c.ult.d", "M,S,T", 0x46200035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1393 |
{"c.ult.s", "S,T", 0x46000035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1394 |
{"c.ult.s", "M,S,T", 0x46000035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1395 |
{"c.ult.ps","S,T", 0x46c00035, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1396 |
{"c.ult.ps","M,S,T", 0x46c00035, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1397 |
{"c.ole.d", "S,T", 0x46200036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1398 |
{"c.ole.d", "M,S,T", 0x46200036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1399 |
{"c.ole.s", "S,T", 0x46000036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1400 |
{"c.ole.s", "M,S,T", 0x46000036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1401 |
{"c.ole.ps","S,T", 0x46c00036, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1402 |
{"c.ole.ps","M,S,T", 0x46c00036, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1403 |
{"c.ule.d", "S,T", 0x46200037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1404 |
{"c.ule.d", "M,S,T", 0x46200037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1405 |
{"c.ule.s", "S,T", 0x46000037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1406 |
{"c.ule.s", "M,S,T", 0x46000037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1407 |
{"c.ule.ps","S,T", 0x46c00037, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1408 |
{"c.ule.ps","M,S,T", 0x46c00037, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1409 |
{"c.sf.d", "S,T", 0x46200038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1410 |
{"c.sf.d", "M,S,T", 0x46200038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1411 |
{"c.sf.s", "S,T", 0x46000038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1412 |
{"c.sf.s", "M,S,T", 0x46000038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1413 |
{"c.sf.ps", "S,T", 0x46c00038, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1414 |
{"c.sf.ps", "M,S,T", 0x46c00038, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1415 |
{"c.ngle.d","S,T", 0x46200039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1416 |
{"c.ngle.d","M,S,T", 0x46200039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1417 |
{"c.ngle.s","S,T", 0x46000039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1418 |
{"c.ngle.s","M,S,T", 0x46000039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1419 |
{"c.ngle.ps","S,T", 0x46c00039, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1420 |
{"c.ngle.ps","M,S,T", 0x46c00039, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1421 |
{"c.seq.d", "S,T", 0x4620003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1422 |
{"c.seq.d", "M,S,T", 0x4620003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1423 |
{"c.seq.s", "S,T", 0x4600003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1424 |
{"c.seq.s", "M,S,T", 0x4600003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1425 |
{"c.seq.ps","S,T", 0x46c0003a, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1426 |
{"c.seq.ps","M,S,T", 0x46c0003a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1427 |
{"c.ngl.d", "S,T", 0x4620003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1428 |
{"c.ngl.d", "M,S,T", 0x4620003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1429 |
{"c.ngl.s", "S,T", 0x4600003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1430 |
{"c.ngl.s", "M,S,T", 0x4600003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1431 |
{"c.ngl.ps","S,T", 0x46c0003b, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1432 |
{"c.ngl.ps","M,S,T", 0x46c0003b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1433 |
{"c.lt.d", "S,T", 0x4620003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1434 |
{"c.lt.d", "M,S,T", 0x4620003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1435 |
{"c.lt.s", "S,T", 0x4600003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1436 |
{"c.lt.s", "M,S,T", 0x4600003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1437 |
{"c.lt.ob", "Y,Q", 0x78000004, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1438 |
{"c.lt.ob", "S,T", 0x4ac00004, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1439 |
{"c.lt.ob", "S,T[e]", 0x48000004, 0xfe2007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1440 |
{"c.lt.ob", "S,k", 0x4bc00004, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1441 |
{"c.lt.ps", "S,T", 0x46c0003c, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1442 |
{"c.lt.ps", "M,S,T", 0x46c0003c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1443 |
{"c.lt.qh", "Y,Q", 0x78200004, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D, 0, MX }, |
1444 |
{"c.nge.d", "S,T", 0x4620003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1445 |
{"c.nge.d", "M,S,T", 0x4620003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1446 |
{"c.nge.s", "S,T", 0x4600003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1447 |
{"c.nge.s", "M,S,T", 0x4600003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1448 |
{"c.nge.ps","S,T", 0x46c0003d, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1449 |
{"c.nge.ps","M,S,T", 0x46c0003d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1450 |
{"c.le.d", "S,T", 0x4620003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1451 |
{"c.le.d", "M,S,T", 0x4620003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1452 |
{"c.le.s", "S,T", 0x4600003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1453 |
{"c.le.s", "M,S,T", 0x4600003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1454 |
{"c.le.ob", "Y,Q", 0x78000005, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1455 |
{"c.le.ob", "S,T", 0x4ac00005, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1456 |
{"c.le.ob", "S,T[e]", 0x48000005, 0xfe2007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1457 |
{"c.le.ob", "S,k", 0x4bc00005, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1458 |
{"c.le.ps", "S,T", 0x46c0003e, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1459 |
{"c.le.ps", "M,S,T", 0x46c0003e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1460 |
{"c.le.qh", "Y,Q", 0x78200005, 0xfc2007ff, WR_CC|RD_S|RD_T|FP_D, 0, MX }, |
1461 |
{"c.ngt.d", "S,T", 0x4620003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I1 }, |
1462 |
{"c.ngt.d", "M,S,T", 0x4620003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I4|I32 }, |
1463 |
{"c.ngt.s", "S,T", 0x4600003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_S, 0, I1 }, |
1464 |
{"c.ngt.s", "M,S,T", 0x4600003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, I4|I32 }, |
1465 |
{"c.ngt.ps","S,T", 0x46c0003f, 0xffe007ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1466 |
{"c.ngt.ps","M,S,T", 0x46c0003f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, I5|I33 }, |
1467 |
{"cabs.eq.d", "M,S,T", 0x46200072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1468 |
{"cabs.eq.ps", "M,S,T", 0x46c00072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1469 |
{"cabs.eq.s", "M,S,T", 0x46000072, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1470 |
{"cabs.f.d", "M,S,T", 0x46200070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1471 |
{"cabs.f.ps", "M,S,T", 0x46c00070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1472 |
{"cabs.f.s", "M,S,T", 0x46000070, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1473 |
{"cabs.le.d", "M,S,T", 0x4620007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1474 |
{"cabs.le.ps", "M,S,T", 0x46c0007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1475 |
{"cabs.le.s", "M,S,T", 0x4600007e, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1476 |
{"cabs.lt.d", "M,S,T", 0x4620007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1477 |
{"cabs.lt.ps", "M,S,T", 0x46c0007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1478 |
{"cabs.lt.s", "M,S,T", 0x4600007c, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1479 |
{"cabs.nge.d", "M,S,T", 0x4620007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1480 |
{"cabs.nge.ps","M,S,T", 0x46c0007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1481 |
{"cabs.nge.s", "M,S,T", 0x4600007d, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1482 |
{"cabs.ngl.d", "M,S,T", 0x4620007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1483 |
{"cabs.ngl.ps","M,S,T", 0x46c0007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1484 |
{"cabs.ngl.s", "M,S,T", 0x4600007b, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1485 |
{"cabs.ngle.d","M,S,T", 0x46200079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1486 |
{"cabs.ngle.ps","M,S,T",0x46c00079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1487 |
{"cabs.ngle.s","M,S,T", 0x46000079, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1488 |
{"cabs.ngt.d", "M,S,T", 0x4620007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1489 |
{"cabs.ngt.ps","M,S,T", 0x46c0007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1490 |
{"cabs.ngt.s", "M,S,T", 0x4600007f, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1491 |
{"cabs.ole.d", "M,S,T", 0x46200076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1492 |
{"cabs.ole.ps","M,S,T", 0x46c00076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1493 |
{"cabs.ole.s", "M,S,T", 0x46000076, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1494 |
{"cabs.olt.d", "M,S,T", 0x46200074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1495 |
{"cabs.olt.ps","M,S,T", 0x46c00074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1496 |
{"cabs.olt.s", "M,S,T", 0x46000074, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1497 |
{"cabs.seq.d", "M,S,T", 0x4620007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1498 |
{"cabs.seq.ps","M,S,T", 0x46c0007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1499 |
{"cabs.seq.s", "M,S,T", 0x4600007a, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1500 |
{"cabs.sf.d", "M,S,T", 0x46200078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1501 |
{"cabs.sf.ps", "M,S,T", 0x46c00078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1502 |
{"cabs.sf.s", "M,S,T", 0x46000078, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1503 |
{"cabs.ueq.d", "M,S,T", 0x46200073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1504 |
{"cabs.ueq.ps","M,S,T", 0x46c00073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1505 |
{"cabs.ueq.s", "M,S,T", 0x46000073, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1506 |
{"cabs.ule.d", "M,S,T", 0x46200077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1507 |
{"cabs.ule.ps","M,S,T", 0x46c00077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1508 |
{"cabs.ule.s", "M,S,T", 0x46000077, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1509 |
{"cabs.ult.d", "M,S,T", 0x46200075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1510 |
{"cabs.ult.ps","M,S,T", 0x46c00075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1511 |
{"cabs.ult.s", "M,S,T", 0x46000075, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1512 |
{"cabs.un.d", "M,S,T", 0x46200071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1513 |
{"cabs.un.ps", "M,S,T", 0x46c00071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_D, 0, M3D }, |
1514 |
{"cabs.un.s", "M,S,T", 0x46000071, 0xffe000ff, RD_S|RD_T|WR_CC|FP_S, 0, M3D }, |
1515 |
/* CW4010 instructions which are aliases for the cache instruction. */
|
1516 |
{"flushi", "", 0xbc010000, 0xffffffff, 0, 0, L1 }, |
1517 |
{"flushd", "", 0xbc020000, 0xffffffff, 0, 0, L1 }, |
1518 |
{"flushid", "", 0xbc030000, 0xffffffff, 0, 0, L1 }, |
1519 |
{"wb", "o(b)", 0xbc040000, 0xfc1f0000, SM|RD_b, 0, L1 }, |
1520 |
{"cache", "k,o(b)", 0xbc000000, 0xfc000000, RD_b, 0, I3|I32|T3}, |
1521 |
{"cache", "k,A(b)", 0, (int) M_CACHE_AB, INSN_MACRO, 0, I3|I32|T3}, |
1522 |
{"ceil.l.d", "D,S", 0x4620000a, 0xffff003f, WR_D|RD_S|FP_D, 0, I3|I33 }, |
1523 |
{"ceil.l.s", "D,S", 0x4600000a, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I3|I33 }, |
1524 |
{"ceil.w.d", "D,S", 0x4620000e, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I2 }, |
1525 |
{"ceil.w.s", "D,S", 0x4600000e, 0xffff003f, WR_D|RD_S|FP_S, 0, I2 }, |
1526 |
{"cfc0", "t,G", 0x40400000, 0xffe007ff, LCD|WR_t|RD_C0, 0, I1 }, |
1527 |
{"cfc1", "t,G", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S, 0, I1 }, |
1528 |
{"cfc1", "t,S", 0x44400000, 0xffe007ff, LCD|WR_t|RD_C1|FP_S, 0, I1 }, |
1529 |
/* cfc2 is at the bottom of the table. */
|
1530 |
/* cfc3 is at the bottom of the table. */
|
1531 |
{"cftc1", "d,E", 0x41000023, 0xffe007ff, TRAP|LCD|WR_d|RD_C1|FP_S, 0, MT32 }, |
1532 |
{"cftc1", "d,T", 0x41000023, 0xffe007ff, TRAP|LCD|WR_d|RD_C1|FP_S, 0, MT32 }, |
1533 |
{"cftc2", "d,E", 0x41000025, 0xffe007ff, TRAP|LCD|WR_d|RD_C2, 0, MT32 }, |
1534 |
{"clo", "U,s", 0x70000021, 0xfc0007ff, WR_d|WR_t|RD_s, 0, I32|N55 }, |
1535 |
{"clz", "U,s", 0x70000020, 0xfc0007ff, WR_d|WR_t|RD_s, 0, I32|N55 }, |
1536 |
{"ctc0", "t,G", 0x40c00000, 0xffe007ff, COD|RD_t|WR_CC, 0, I1 }, |
1537 |
{"ctc1", "t,G", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S, 0, I1 }, |
1538 |
{"ctc1", "t,S", 0x44c00000, 0xffe007ff, COD|RD_t|WR_CC|FP_S, 0, I1 }, |
1539 |
/* ctc2 is at the bottom of the table. */
|
1540 |
/* ctc3 is at the bottom of the table. */
|
1541 |
{"cttc1", "t,g", 0x41800023, 0xffe007ff, TRAP|COD|RD_t|WR_CC|FP_S, 0, MT32 }, |
1542 |
{"cttc1", "t,S", 0x41800023, 0xffe007ff, TRAP|COD|RD_t|WR_CC|FP_S, 0, MT32 }, |
1543 |
{"cttc2", "t,g", 0x41800025, 0xffe007ff, TRAP|COD|RD_t|WR_CC, 0, MT32 }, |
1544 |
{"cvt.d.l", "D,S", 0x46a00021, 0xffff003f, WR_D|RD_S|FP_D, 0, I3|I33 }, |
1545 |
{"cvt.d.s", "D,S", 0x46000021, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I1 }, |
1546 |
{"cvt.d.w", "D,S", 0x46800021, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I1 }, |
1547 |
{"cvt.l.d", "D,S", 0x46200025, 0xffff003f, WR_D|RD_S|FP_D, 0, I3|I33 }, |
1548 |
{"cvt.l.s", "D,S", 0x46000025, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I3|I33 }, |
1549 |
{"cvt.s.l", "D,S", 0x46a00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I3|I33 }, |
1550 |
{"cvt.s.d", "D,S", 0x46200020, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I1 }, |
1551 |
{"cvt.s.w", "D,S", 0x46800020, 0xffff003f, WR_D|RD_S|FP_S, 0, I1 }, |
1552 |
{"cvt.s.pl","D,S", 0x46c00028, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I5|I33 }, |
1553 |
{"cvt.s.pu","D,S", 0x46c00020, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I5|I33 }, |
1554 |
{"cvt.w.d", "D,S", 0x46200024, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I1 }, |
1555 |
{"cvt.w.s", "D,S", 0x46000024, 0xffff003f, WR_D|RD_S|FP_S, 0, I1 }, |
1556 |
{"cvt.ps.pw", "D,S", 0x46800026, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, M3D }, |
1557 |
{"cvt.ps.s","D,V,T", 0x46000026, 0xffe0003f, WR_D|RD_S|RD_T|FP_S|FP_D, 0, I5|I33 }, |
1558 |
{"cvt.pw.ps", "D,S", 0x46c00024, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, M3D }, |
1559 |
{"dabs", "d,v", 0, (int) M_DABS, INSN_MACRO, 0, I3 }, |
1560 |
{"dadd", "d,v,t", 0x0000002c, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 }, |
1561 |
{"dadd", "t,r,I", 0, (int) M_DADD_I, INSN_MACRO, 0, I3 }, |
1562 |
{"daddi", "t,r,j", 0x60000000, 0xfc000000, WR_t|RD_s, 0, I3 }, |
1563 |
{"daddiu", "t,r,j", 0x64000000, 0xfc000000, WR_t|RD_s, 0, I3 }, |
1564 |
{"daddu", "d,v,t", 0x0000002d, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 }, |
1565 |
{"daddu", "t,r,I", 0, (int) M_DADDU_I, INSN_MACRO, 0, I3 }, |
1566 |
{"dbreak", "", 0x7000003f, 0xffffffff, 0, 0, N5 }, |
1567 |
{"dclo", "U,s", 0x70000025, 0xfc0007ff, RD_s|WR_d|WR_t, 0, I64|N55 }, |
1568 |
{"dclz", "U,s", 0x70000024, 0xfc0007ff, RD_s|WR_d|WR_t, 0, I64|N55 }, |
1569 |
/* dctr and dctw are used on the r5000. */
|
1570 |
{"dctr", "o(b)", 0xbc050000, 0xfc1f0000, RD_b, 0, I3 }, |
1571 |
{"dctw", "o(b)", 0xbc090000, 0xfc1f0000, RD_b, 0, I3 }, |
1572 |
{"deret", "", 0x4200001f, 0xffffffff, 0, 0, I32|G2 }, |
1573 |
{"dext", "t,r,I,+I", 0, (int) M_DEXT, INSN_MACRO, 0, I65 }, |
1574 |
{"dext", "t,r,+A,+C", 0x7c000003, 0xfc00003f, WR_t|RD_s, 0, I65 }, |
1575 |
{"dextm", "t,r,+A,+G", 0x7c000001, 0xfc00003f, WR_t|RD_s, 0, I65 }, |
1576 |
{"dextu", "t,r,+E,+H", 0x7c000002, 0xfc00003f, WR_t|RD_s, 0, I65 }, |
1577 |
/* For ddiv, see the comments about div. */
|
1578 |
{"ddiv", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 }, |
1579 |
{"ddiv", "d,v,t", 0, (int) M_DDIV_3, INSN_MACRO, 0, I3 }, |
1580 |
{"ddiv", "d,v,I", 0, (int) M_DDIV_3I, INSN_MACRO, 0, I3 }, |
1581 |
/* For ddivu, see the comments about div. */
|
1582 |
{"ddivu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 }, |
1583 |
{"ddivu", "d,v,t", 0, (int) M_DDIVU_3, INSN_MACRO, 0, I3 }, |
1584 |
{"ddivu", "d,v,I", 0, (int) M_DDIVU_3I, INSN_MACRO, 0, I3 }, |
1585 |
{"di", "", 0x41606000, 0xffffffff, WR_t|WR_C0, 0, I33 }, |
1586 |
{"di", "t", 0x41606000, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, |
1587 |
{"dins", "t,r,I,+I", 0, (int) M_DINS, INSN_MACRO, 0, I65 }, |
1588 |
{"dins", "t,r,+A,+B", 0x7c000007, 0xfc00003f, WR_t|RD_s, 0, I65 }, |
1589 |
{"dinsm", "t,r,+A,+F", 0x7c000005, 0xfc00003f, WR_t|RD_s, 0, I65 }, |
1590 |
{"dinsu", "t,r,+E,+F", 0x7c000006, 0xfc00003f, WR_t|RD_s, 0, I65 }, |
1591 |
/* The MIPS assembler treats the div opcode with two operands as
|
1592 |
though the first operand appeared twice (the first operand is both
|
1593 |
a source and a destination). To get the div machine instruction,
|
1594 |
you must use an explicit destination of $0. */
|
1595 |
{"div", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 }, |
1596 |
{"div", "z,t", 0x0000001a, 0xffe0ffff, RD_s|RD_t|WR_HILO, 0, I1 }, |
1597 |
{"div", "d,v,t", 0, (int) M_DIV_3, INSN_MACRO, 0, I1 }, |
1598 |
{"div", "d,v,I", 0, (int) M_DIV_3I, INSN_MACRO, 0, I1 }, |
1599 |
{"div.d", "D,V,T", 0x46200003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I1 }, |
1600 |
{"div.s", "D,V,T", 0x46000003, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, I1 }, |
1601 |
{"div.ps", "D,V,T", 0x46c00003, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, SB1 }, |
1602 |
/* For divu, see the comments about div. */
|
1603 |
{"divu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 }, |
1604 |
{"divu", "z,t", 0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HILO, 0, I1 }, |
1605 |
{"divu", "d,v,t", 0, (int) M_DIVU_3, INSN_MACRO, 0, I1 }, |
1606 |
{"divu", "d,v,I", 0, (int) M_DIVU_3I, INSN_MACRO, 0, I1 }, |
1607 |
{"dla", "t,A(b)", 0, (int) M_DLA_AB, INSN_MACRO, 0, I3 }, |
1608 |
{"dlca", "t,A(b)", 0, (int) M_DLCA_AB, INSN_MACRO, 0, I3 }, |
1609 |
{"dli", "t,j", 0x24000000, 0xffe00000, WR_t, 0, I3 }, /* addiu */ |
1610 |
{"dli", "t,i", 0x34000000, 0xffe00000, WR_t, 0, I3 }, /* ori */ |
1611 |
{"dli", "t,I", 0, (int) M_DLI, INSN_MACRO, 0, I3 }, |
1612 |
{"dmacc", "d,s,t", 0x00000029, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1613 |
{"dmacchi", "d,s,t", 0x00000229, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1614 |
{"dmacchis", "d,s,t", 0x00000629, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1615 |
{"dmacchiu", "d,s,t", 0x00000269, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1616 |
{"dmacchius", "d,s,t", 0x00000669, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1617 |
{"dmaccs", "d,s,t", 0x00000429, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1618 |
{"dmaccu", "d,s,t", 0x00000069, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1619 |
{"dmaccus", "d,s,t", 0x00000469, 0xfc0007ff, RD_s|RD_t|WR_LO|WR_d, 0, N412 }, |
1620 |
{"dmadd16", "s,t", 0x00000029, 0xfc00ffff, RD_s|RD_t|MOD_LO, 0, N411 }, |
1621 |
{"dmfc0", "t,G", 0x40200000, 0xffe007ff, LCD|WR_t|RD_C0, 0, I3 }, |
1622 |
{"dmfc0", "t,+D", 0x40200000, 0xffe007f8, LCD|WR_t|RD_C0, 0, I64 }, |
1623 |
{"dmfc0", "t,G,H", 0x40200000, 0xffe007f8, LCD|WR_t|RD_C0, 0, I64 }, |
1624 |
{"dmt", "", 0x41600bc1, 0xffffffff, TRAP, 0, MT32 }, |
1625 |
{"dmt", "t", 0x41600bc1, 0xffe0ffff, TRAP|WR_t, 0, MT32 }, |
1626 |
{"dmtc0", "t,G", 0x40a00000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC, 0, I3 }, |
1627 |
{"dmtc0", "t,+D", 0x40a00000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC, 0, I64 }, |
1628 |
{"dmtc0", "t,G,H", 0x40a00000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC, 0, I64 }, |
1629 |
{"dmfc1", "t,S", 0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_D, 0, I3 }, |
1630 |
{"dmfc1", "t,G", 0x44200000, 0xffe007ff, LCD|WR_t|RD_S|FP_D, 0, I3 }, |
1631 |
{"dmtc1", "t,S", 0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_D, 0, I3 }, |
1632 |
{"dmtc1", "t,G", 0x44a00000, 0xffe007ff, COD|RD_t|WR_S|FP_D, 0, I3 }, |
1633 |
/* dmfc2 is at the bottom of the table. */
|
1634 |
/* dmtc2 is at the bottom of the table. */
|
1635 |
/* dmfc3 is at the bottom of the table. */
|
1636 |
/* dmtc3 is at the bottom of the table. */
|
1637 |
{"dmul", "d,v,t", 0, (int) M_DMUL, INSN_MACRO, 0, I3 }, |
1638 |
{"dmul", "d,v,I", 0, (int) M_DMUL_I, INSN_MACRO, 0, I3 }, |
1639 |
{"dmulo", "d,v,t", 0, (int) M_DMULO, INSN_MACRO, 0, I3 }, |
1640 |
{"dmulo", "d,v,I", 0, (int) M_DMULO_I, INSN_MACRO, 0, I3 }, |
1641 |
{"dmulou", "d,v,t", 0, (int) M_DMULOU, INSN_MACRO, 0, I3 }, |
1642 |
{"dmulou", "d,v,I", 0, (int) M_DMULOU_I, INSN_MACRO, 0, I3 }, |
1643 |
{"dmult", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 }, |
1644 |
{"dmultu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 }, |
1645 |
{"dneg", "d,w", 0x0000002e, 0xffe007ff, WR_d|RD_t, 0, I3 }, /* dsub 0 */ |
1646 |
{"dnegu", "d,w", 0x0000002f, 0xffe007ff, WR_d|RD_t, 0, I3 }, /* dsubu 0*/ |
1647 |
{"drem", "z,s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 }, |
1648 |
{"drem", "d,v,t", 3, (int) M_DREM_3, INSN_MACRO, 0, I3 }, |
1649 |
{"drem", "d,v,I", 3, (int) M_DREM_3I, INSN_MACRO, 0, I3 }, |
1650 |
{"dremu", "z,s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I3 }, |
1651 |
{"dremu", "d,v,t", 3, (int) M_DREMU_3, INSN_MACRO, 0, I3 }, |
1652 |
{"dremu", "d,v,I", 3, (int) M_DREMU_3I, INSN_MACRO, 0, I3 }, |
1653 |
{"dret", "", 0x7000003e, 0xffffffff, 0, 0, N5 }, |
1654 |
{"drol", "d,v,t", 0, (int) M_DROL, INSN_MACRO, 0, I3 }, |
1655 |
{"drol", "d,v,I", 0, (int) M_DROL_I, INSN_MACRO, 0, I3 }, |
1656 |
{"dror", "d,v,t", 0, (int) M_DROR, INSN_MACRO, 0, I3 }, |
1657 |
{"dror", "d,v,I", 0, (int) M_DROR_I, INSN_MACRO, 0, I3 }, |
1658 |
{"dror", "d,w,<", 0x0020003a, 0xffe0003f, WR_d|RD_t, 0, N5|I65 }, |
1659 |
{"drorv", "d,t,s", 0x00000056, 0xfc0007ff, RD_t|RD_s|WR_d, 0, N5|I65 }, |
1660 |
{"dror32", "d,w,<", 0x0020003e, 0xffe0003f, WR_d|RD_t, 0, N5|I65 }, |
1661 |
{"drotl", "d,v,t", 0, (int) M_DROL, INSN_MACRO, 0, I65 }, |
1662 |
{"drotl", "d,v,I", 0, (int) M_DROL_I, INSN_MACRO, 0, I65 }, |
1663 |
{"drotr", "d,v,t", 0, (int) M_DROR, INSN_MACRO, 0, I65 }, |
1664 |
{"drotr", "d,v,I", 0, (int) M_DROR_I, INSN_MACRO, 0, I65 }, |
1665 |
{"drotrv", "d,t,s", 0x00000056, 0xfc0007ff, RD_t|RD_s|WR_d, 0, I65 }, |
1666 |
{"drotr32", "d,w,<", 0x0020003e, 0xffe0003f, WR_d|RD_t, 0, I65 }, |
1667 |
{"dsbh", "d,w", 0x7c0000a4, 0xffe007ff, WR_d|RD_t, 0, I65 }, |
1668 |
{"dshd", "d,w", 0x7c000164, 0xffe007ff, WR_d|RD_t, 0, I65 }, |
1669 |
{"dsllv", "d,t,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, |
1670 |
{"dsll32", "d,w,<", 0x0000003c, 0xffe0003f, WR_d|RD_t, 0, I3 }, |
1671 |
{"dsll", "d,w,s", 0x00000014, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, /* dsllv */ |
1672 |
{"dsll", "d,w,>", 0x0000003c, 0xffe0003f, WR_d|RD_t, 0, I3 }, /* dsll32 */ |
1673 |
{"dsll", "d,w,<", 0x00000038, 0xffe0003f, WR_d|RD_t, 0, I3 }, |
1674 |
{"dsrav", "d,t,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, |
1675 |
{"dsra32", "d,w,<", 0x0000003f, 0xffe0003f, WR_d|RD_t, 0, I3 }, |
1676 |
{"dsra", "d,w,s", 0x00000017, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, /* dsrav */ |
1677 |
{"dsra", "d,w,>", 0x0000003f, 0xffe0003f, WR_d|RD_t, 0, I3 }, /* dsra32 */ |
1678 |
{"dsra", "d,w,<", 0x0000003b, 0xffe0003f, WR_d|RD_t, 0, I3 }, |
1679 |
{"dsrlv", "d,t,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, |
1680 |
{"dsrl32", "d,w,<", 0x0000003e, 0xffe0003f, WR_d|RD_t, 0, I3 }, |
1681 |
{"dsrl", "d,w,s", 0x00000016, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I3 }, /* dsrlv */ |
1682 |
{"dsrl", "d,w,>", 0x0000003e, 0xffe0003f, WR_d|RD_t, 0, I3 }, /* dsrl32 */ |
1683 |
{"dsrl", "d,w,<", 0x0000003a, 0xffe0003f, WR_d|RD_t, 0, I3 }, |
1684 |
{"dsub", "d,v,t", 0x0000002e, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 }, |
1685 |
{"dsub", "d,v,I", 0, (int) M_DSUB_I, INSN_MACRO, 0, I3 }, |
1686 |
{"dsubu", "d,v,t", 0x0000002f, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I3 }, |
1687 |
{"dsubu", "d,v,I", 0, (int) M_DSUBU_I, INSN_MACRO, 0, I3 }, |
1688 |
{"dvpe", "", 0x41600001, 0xffffffff, TRAP, 0, MT32 }, |
1689 |
{"dvpe", "t", 0x41600001, 0xffe0ffff, TRAP|WR_t, 0, MT32 }, |
1690 |
{"ei", "", 0x41606020, 0xffffffff, WR_t|WR_C0, 0, I33 }, |
1691 |
{"ei", "t", 0x41606020, 0xffe0ffff, WR_t|WR_C0, 0, I33 }, |
1692 |
{"emt", "", 0x41600be1, 0xffffffff, TRAP, 0, MT32 }, |
1693 |
{"emt", "t", 0x41600be1, 0xffe0ffff, TRAP|WR_t, 0, MT32 }, |
1694 |
{"eret", "", 0x42000018, 0xffffffff, 0, 0, I3|I32 }, |
1695 |
{"evpe", "", 0x41600021, 0xffffffff, TRAP, 0, MT32 }, |
1696 |
{"evpe", "t", 0x41600021, 0xffe0ffff, TRAP|WR_t, 0, MT32 }, |
1697 |
{"ext", "t,r,+A,+C", 0x7c000000, 0xfc00003f, WR_t|RD_s, 0, I33 }, |
1698 |
{"floor.l.d", "D,S", 0x4620000b, 0xffff003f, WR_D|RD_S|FP_D, 0, I3|I33 }, |
1699 |
{"floor.l.s", "D,S", 0x4600000b, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I3|I33 }, |
1700 |
{"floor.w.d", "D,S", 0x4620000f, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I2 }, |
1701 |
{"floor.w.s", "D,S", 0x4600000f, 0xffff003f, WR_D|RD_S|FP_S, 0, I2 }, |
1702 |
{"hibernate","", 0x42000023, 0xffffffff, 0, 0, V1 }, |
1703 |
{"ins", "t,r,+A,+B", 0x7c000004, 0xfc00003f, WR_t|RD_s, 0, I33 }, |
1704 |
{"jr", "s", 0x00000008, 0xfc1fffff, UBD|RD_s, 0, I1 }, |
1705 |
/* jr.hb is officially MIPS{32,64}R2, but it works on R1 as jr with
|
1706 |
the same hazard barrier effect. */
|
1707 |
{"jr.hb", "s", 0x00000408, 0xfc1fffff, UBD|RD_s, 0, I32 }, |
1708 |
{"j", "s", 0x00000008, 0xfc1fffff, UBD|RD_s, 0, I1 }, /* jr */ |
1709 |
/* SVR4 PIC code requires special handling for j, so it must be a
|
1710 |
macro. */
|
1711 |
{"j", "a", 0, (int) M_J_A, INSN_MACRO, 0, I1 }, |
1712 |
/* This form of j is used by the disassembler and internally by the
|
1713 |
assembler, but will never match user input (because the line above
|
1714 |
will match first). */
|
1715 |
{"j", "a", 0x08000000, 0xfc000000, UBD, 0, I1 }, |
1716 |
{"jalr", "s", 0x0000f809, 0xfc1fffff, UBD|RD_s|WR_d, 0, I1 }, |
1717 |
{"jalr", "d,s", 0x00000009, 0xfc1f07ff, UBD|RD_s|WR_d, 0, I1 }, |
1718 |
/* jalr.hb is officially MIPS{32,64}R2, but it works on R1 as jalr
|
1719 |
with the same hazard barrier effect. */
|
1720 |
{"jalr.hb", "s", 0x0000fc09, 0xfc1fffff, UBD|RD_s|WR_d, 0, I32 }, |
1721 |
{"jalr.hb", "d,s", 0x00000409, 0xfc1f07ff, UBD|RD_s|WR_d, 0, I32 }, |
1722 |
/* SVR4 PIC code requires special handling for jal, so it must be a
|
1723 |
macro. */
|
1724 |
{"jal", "d,s", 0, (int) M_JAL_2, INSN_MACRO, 0, I1 }, |
1725 |
{"jal", "s", 0, (int) M_JAL_1, INSN_MACRO, 0, I1 }, |
1726 |
{"jal", "a", 0, (int) M_JAL_A, INSN_MACRO, 0, I1 }, |
1727 |
/* This form of jal is used by the disassembler and internally by the
|
1728 |
assembler, but will never match user input (because the line above
|
1729 |
will match first). */
|
1730 |
{"jal", "a", 0x0c000000, 0xfc000000, UBD|WR_31, 0, I1 }, |
1731 |
{"jalx", "a", 0x74000000, 0xfc000000, UBD|WR_31, 0, I16 }, |
1732 |
{"la", "t,A(b)", 0, (int) M_LA_AB, INSN_MACRO, 0, I1 }, |
1733 |
{"lb", "t,o(b)", 0x80000000, 0xfc000000, LDD|RD_b|WR_t, 0, I1 }, |
1734 |
{"lb", "t,A(b)", 0, (int) M_LB_AB, INSN_MACRO, 0, I1 }, |
1735 |
{"lbu", "t,o(b)", 0x90000000, 0xfc000000, LDD|RD_b|WR_t, 0, I1 }, |
1736 |
{"lbu", "t,A(b)", 0, (int) M_LBU_AB, INSN_MACRO, 0, I1 }, |
1737 |
{"lca", "t,A(b)", 0, (int) M_LCA_AB, INSN_MACRO, 0, I1 }, |
1738 |
{"ld", "t,o(b)", 0xdc000000, 0xfc000000, WR_t|RD_b, 0, I3 }, |
1739 |
{"ld", "t,o(b)", 0, (int) M_LD_OB, INSN_MACRO, 0, I1 }, |
1740 |
{"ld", "t,A(b)", 0, (int) M_LD_AB, INSN_MACRO, 0, I1 }, |
1741 |
{"ldc1", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, 0, I2 }, |
1742 |
{"ldc1", "E,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, 0, I2 }, |
1743 |
{"ldc1", "T,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, 0, I2 }, |
1744 |
{"ldc1", "E,A(b)", 0, (int) M_LDC1_AB, INSN_MACRO, 0, I2 }, |
1745 |
{"l.d", "T,o(b)", 0xd4000000, 0xfc000000, CLD|RD_b|WR_T|FP_D, 0, I2 }, /* ldc1 */ |
1746 |
{"l.d", "T,o(b)", 0, (int) M_L_DOB, INSN_MACRO, 0, I1 }, |
1747 |
{"l.d", "T,A(b)", 0, (int) M_L_DAB, INSN_MACRO, 0, I1 }, |
1748 |
{"ldc2", "E,o(b)", 0xd8000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I2 }, |
1749 |
{"ldc2", "E,A(b)", 0, (int) M_LDC2_AB, INSN_MACRO, 0, I2 }, |
1750 |
{"ldc3", "E,o(b)", 0xdc000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I2 }, |
1751 |
{"ldc3", "E,A(b)", 0, (int) M_LDC3_AB, INSN_MACRO, 0, I2 }, |
1752 |
{"ldl", "t,o(b)", 0x68000000, 0xfc000000, LDD|WR_t|RD_b, 0, I3 }, |
1753 |
{"ldl", "t,A(b)", 0, (int) M_LDL_AB, INSN_MACRO, 0, I3 }, |
1754 |
{"ldr", "t,o(b)", 0x6c000000, 0xfc000000, LDD|WR_t|RD_b, 0, I3 }, |
1755 |
{"ldr", "t,A(b)", 0, (int) M_LDR_AB, INSN_MACRO, 0, I3 }, |
1756 |
{"ldxc1", "D,t(b)", 0x4c000001, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_D, 0, I4|I33 }, |
1757 |
{"lh", "t,o(b)", 0x84000000, 0xfc000000, LDD|RD_b|WR_t, 0, I1 }, |
1758 |
{"lh", "t,A(b)", 0, (int) M_LH_AB, INSN_MACRO, 0, I1 }, |
1759 |
{"lhu", "t,o(b)", 0x94000000, 0xfc000000, LDD|RD_b|WR_t, 0, I1 }, |
1760 |
{"lhu", "t,A(b)", 0, (int) M_LHU_AB, INSN_MACRO, 0, I1 }, |
1761 |
/* li is at the start of the table. */
|
1762 |
{"li.d", "t,F", 0, (int) M_LI_D, INSN_MACRO, 0, I1 }, |
1763 |
{"li.d", "T,L", 0, (int) M_LI_DD, INSN_MACRO, 0, I1 }, |
1764 |
{"li.s", "t,f", 0, (int) M_LI_S, INSN_MACRO, 0, I1 }, |
1765 |
{"li.s", "T,l", 0, (int) M_LI_SS, INSN_MACRO, 0, I1 }, |
1766 |
{"ll", "t,o(b)", 0xc0000000, 0xfc000000, LDD|RD_b|WR_t, 0, I2 }, |
1767 |
{"ll", "t,A(b)", 0, (int) M_LL_AB, INSN_MACRO, 0, I2 }, |
1768 |
{"lld", "t,o(b)", 0xd0000000, 0xfc000000, LDD|RD_b|WR_t, 0, I3 }, |
1769 |
{"lld", "t,A(b)", 0, (int) M_LLD_AB, INSN_MACRO, 0, I3 }, |
1770 |
{"lui", "t,u", 0x3c000000, 0xffe00000, WR_t, 0, I1 }, |
1771 |
{"luxc1", "D,t(b)", 0x4c000005, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_D, 0, I5|I33|N55}, |
1772 |
{"lw", "t,o(b)", 0x8c000000, 0xfc000000, LDD|RD_b|WR_t, 0, I1 }, |
1773 |
{"lw", "t,A(b)", 0, (int) M_LW_AB, INSN_MACRO, 0, I1 }, |
1774 |
{"lwc0", "E,o(b)", 0xc0000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I1 }, |
1775 |
{"lwc0", "E,A(b)", 0, (int) M_LWC0_AB, INSN_MACRO, 0, I1 }, |
1776 |
{"lwc1", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, 0, I1 }, |
1777 |
{"lwc1", "E,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, 0, I1 }, |
1778 |
{"lwc1", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, 0, I1 }, |
1779 |
{"lwc1", "E,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, 0, I1 }, |
1780 |
{"l.s", "T,o(b)", 0xc4000000, 0xfc000000, CLD|RD_b|WR_T|FP_S, 0, I1 }, /* lwc1 */ |
1781 |
{"l.s", "T,A(b)", 0, (int) M_LWC1_AB, INSN_MACRO, 0, I1 }, |
1782 |
{"lwc2", "E,o(b)", 0xc8000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I1 }, |
1783 |
{"lwc2", "E,A(b)", 0, (int) M_LWC2_AB, INSN_MACRO, 0, I1 }, |
1784 |
{"lwc3", "E,o(b)", 0xcc000000, 0xfc000000, CLD|RD_b|WR_CC, 0, I1 }, |
1785 |
{"lwc3", "E,A(b)", 0, (int) M_LWC3_AB, INSN_MACRO, 0, I1 }, |
1786 |
{"lwl", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t, 0, I1 }, |
1787 |
{"lwl", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, 0, I1 }, |
1788 |
{"lcache", "t,o(b)", 0x88000000, 0xfc000000, LDD|RD_b|WR_t, 0, I2 }, /* same */ |
1789 |
{"lcache", "t,A(b)", 0, (int) M_LWL_AB, INSN_MACRO, 0, I2 }, /* as lwl */ |
1790 |
{"lwr", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t, 0, I1 }, |
1791 |
{"lwr", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, 0, I1 }, |
1792 |
{"flush", "t,o(b)", 0x98000000, 0xfc000000, LDD|RD_b|WR_t, 0, I2 }, /* same */ |
1793 |
{"flush", "t,A(b)", 0, (int) M_LWR_AB, INSN_MACRO, 0, I2 }, /* as lwr */ |
1794 |
{"fork", "d,s,t", 0x7c000008, 0xfc0007ff, TRAP|WR_d|RD_s|RD_t, 0, MT32 }, |
1795 |
{"lwu", "t,o(b)", 0x9c000000, 0xfc000000, LDD|RD_b|WR_t, 0, I3 }, |
1796 |
{"lwu", "t,A(b)", 0, (int) M_LWU_AB, INSN_MACRO, 0, I3 }, |
1797 |
{"lwxc1", "D,t(b)", 0x4c000000, 0xfc00f83f, LDD|WR_D|RD_t|RD_b|FP_D, 0, I4|I33 }, |
1798 |
{"lwxs", "d,t(b)", 0x70000088, 0xfc0007ff, LDD|RD_b|RD_t|WR_d, 0, SMT }, |
1799 |
{"macc", "d,s,t", 0x00000028, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1800 |
{"macc", "d,s,t", 0x00000158, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1801 |
{"maccs", "d,s,t", 0x00000428, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1802 |
{"macchi", "d,s,t", 0x00000228, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1803 |
{"macchi", "d,s,t", 0x00000358, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1804 |
{"macchis", "d,s,t", 0x00000628, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1805 |
{"macchiu", "d,s,t", 0x00000268, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1806 |
{"macchiu", "d,s,t", 0x00000359, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1807 |
{"macchius","d,s,t", 0x00000668, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1808 |
{"maccu", "d,s,t", 0x00000068, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1809 |
{"maccu", "d,s,t", 0x00000159, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1810 |
{"maccus", "d,s,t", 0x00000468, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N412 }, |
1811 |
{"mad", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, P3 }, |
1812 |
{"madu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, P3 }, |
1813 |
{"madd.d", "D,R,S,T", 0x4c000021, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I4|I33 }, |
1814 |
{"madd.s", "D,R,S,T", 0x4c000020, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I4|I33 }, |
1815 |
{"madd.ps", "D,R,S,T", 0x4c000026, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I5|I33 }, |
1816 |
{"madd", "s,t", 0x0000001c, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, L1 }, |
1817 |
{"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I32|N55 }, |
1818 |
{"madd", "s,t", 0x70000000, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0, G1 }, |
1819 |
{"madd", "7,s,t", 0x70000000, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
1820 |
{"madd", "d,s,t", 0x70000000, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0, G1 }, |
1821 |
{"maddp", "s,t", 0x70000441, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, SMT }, |
1822 |
{"maddu", "s,t", 0x0000001d, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, L1 }, |
1823 |
{"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I32|N55 }, |
1824 |
{"maddu", "s,t", 0x70000001, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0, G1 }, |
1825 |
{"maddu", "7,s,t", 0x70000001, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
1826 |
{"maddu", "d,s,t", 0x70000001, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0, G1 }, |
1827 |
{"madd16", "s,t", 0x00000028, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, N411 }, |
1828 |
{"max.ob", "X,Y,Q", 0x78000007, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1829 |
{"max.ob", "D,S,T", 0x4ac00007, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1830 |
{"max.ob", "D,S,T[e]", 0x48000007, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
1831 |
{"max.ob", "D,S,k", 0x4bc00007, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1832 |
{"max.qh", "X,Y,Q", 0x78200007, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
1833 |
{"mfpc", "t,P", 0x4000c801, 0xffe0ffc1, LCD|WR_t|RD_C0, 0, M1|N5 }, |
1834 |
{"mfps", "t,P", 0x4000c800, 0xffe0ffc1, LCD|WR_t|RD_C0, 0, M1|N5 }, |
1835 |
{"mftacx", "d", 0x41020021, 0xffff07ff, TRAP|WR_d|RD_a, 0, MT32 }, |
1836 |
{"mftacx", "d,*", 0x41020021, 0xfff307ff, TRAP|WR_d|RD_a, 0, MT32 }, |
1837 |
{"mftc0", "d,+t", 0x41000000, 0xffe007ff, TRAP|LCD|WR_d|RD_C0, 0, MT32 }, |
1838 |
{"mftc0", "d,+T", 0x41000000, 0xffe007f8, TRAP|LCD|WR_d|RD_C0, 0, MT32 }, |
1839 |
{"mftc0", "d,E,H", 0x41000000, 0xffe007f8, TRAP|LCD|WR_d|RD_C0, 0, MT32 }, |
1840 |
{"mftc1", "d,T", 0x41000022, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_S, 0, MT32 }, |
1841 |
{"mftc1", "d,E", 0x41000022, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_S, 0, MT32 }, |
1842 |
{"mftc2", "d,E", 0x41000024, 0xffe007ff, TRAP|LCD|WR_d|RD_C2, 0, MT32 }, |
1843 |
{"mftdsp", "d", 0x41100021, 0xffff07ff, TRAP|WR_d, 0, MT32 }, |
1844 |
{"mftgpr", "d,t", 0x41000020, 0xffe007ff, TRAP|WR_d|RD_t, 0, MT32 }, |
1845 |
{"mfthc1", "d,T", 0x41000032, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_D, 0, MT32 }, |
1846 |
{"mfthc1", "d,E", 0x41000032, 0xffe007ff, TRAP|LCD|WR_d|RD_T|FP_D, 0, MT32 }, |
1847 |
{"mfthc2", "d,E", 0x41000034, 0xffe007ff, TRAP|LCD|WR_d|RD_C2, 0, MT32 }, |
1848 |
{"mfthi", "d", 0x41010021, 0xffff07ff, TRAP|WR_d|RD_a, 0, MT32 }, |
1849 |
{"mfthi", "d,*", 0x41010021, 0xfff307ff, TRAP|WR_d|RD_a, 0, MT32 }, |
1850 |
{"mftlo", "d", 0x41000021, 0xffff07ff, TRAP|WR_d|RD_a, 0, MT32 }, |
1851 |
{"mftlo", "d,*", 0x41000021, 0xfff307ff, TRAP|WR_d|RD_a, 0, MT32 }, |
1852 |
{"mftr", "d,t,!,H,$", 0x41000000, 0xffe007c8, TRAP|WR_d, 0, MT32 }, |
1853 |
{"mfc0", "t,G", 0x40000000, 0xffe007ff, LCD|WR_t|RD_C0, 0, I1 }, |
1854 |
{"mfc0", "t,+D", 0x40000000, 0xffe007f8, LCD|WR_t|RD_C0, 0, I32 }, |
1855 |
{"mfc0", "t,G,H", 0x40000000, 0xffe007f8, LCD|WR_t|RD_C0, 0, I32 }, |
1856 |
{"mfc1", "t,S", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, 0, I1 }, |
1857 |
{"mfc1", "t,G", 0x44000000, 0xffe007ff, LCD|WR_t|RD_S|FP_S, 0, I1 }, |
1858 |
{"mfhc1", "t,S", 0x44600000, 0xffe007ff, LCD|WR_t|RD_S|FP_D, 0, I33 }, |
1859 |
{"mfhc1", "t,G", 0x44600000, 0xffe007ff, LCD|WR_t|RD_S|FP_D, 0, I33 }, |
1860 |
/* mfc2 is at the bottom of the table. */
|
1861 |
/* mfhc2 is at the bottom of the table. */
|
1862 |
/* mfc3 is at the bottom of the table. */
|
1863 |
{"mfdr", "t,G", 0x7000003d, 0xffe007ff, LCD|WR_t|RD_C0, 0, N5 }, |
1864 |
{"mfhi", "d", 0x00000010, 0xffff07ff, WR_d|RD_HI, 0, I1 }, |
1865 |
{"mfhi", "d,9", 0x00000010, 0xff9f07ff, WR_d|RD_HI, 0, D32 }, |
1866 |
{"mflo", "d", 0x00000012, 0xffff07ff, WR_d|RD_LO, 0, I1 }, |
1867 |
{"mflo", "d,9", 0x00000012, 0xff9f07ff, WR_d|RD_LO, 0, D32 }, |
1868 |
{"mflhxu", "d", 0x00000052, 0xffff07ff, WR_d|MOD_HILO, 0, SMT }, |
1869 |
{"min.ob", "X,Y,Q", 0x78000006, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1870 |
{"min.ob", "D,S,T", 0x4ac00006, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1871 |
{"min.ob", "D,S,T[e]", 0x48000006, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
1872 |
{"min.ob", "D,S,k", 0x4bc00006, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1873 |
{"min.qh", "X,Y,Q", 0x78200006, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
1874 |
{"mov.d", "D,S", 0x46200006, 0xffff003f, WR_D|RD_S|FP_D, 0, I1 }, |
1875 |
{"mov.s", "D,S", 0x46000006, 0xffff003f, WR_D|RD_S|FP_S, 0, I1 }, |
1876 |
{"mov.ps", "D,S", 0x46c00006, 0xffff003f, WR_D|RD_S|FP_D, 0, I5|I33 }, |
1877 |
{"movf", "d,s,N", 0x00000001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_S|FP_D, 0, I4|I32 }, |
1878 |
{"movf.d", "D,S,N", 0x46200011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, I4|I32 }, |
1879 |
{"movf.l", "D,S,N", 0x46a00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, MX|SB1 }, |
1880 |
{"movf.l", "X,Y,N", 0x46a00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, MX|SB1 }, |
1881 |
{"movf.s", "D,S,N", 0x46000011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S, 0, I4|I32 }, |
1882 |
{"movf.ps", "D,S,N", 0x46c00011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, I5|I33 }, |
1883 |
{"movn", "d,v,t", 0x0000000b, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I4|I32 }, |
1884 |
{"ffc", "d,v", 0x0000000b, 0xfc1f07ff, WR_d|RD_s, 0, L1 }, |
1885 |
{"movn.d", "D,S,t", 0x46200013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, I4|I32 }, |
1886 |
{"movn.l", "D,S,t", 0x46a00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, MX|SB1 }, |
1887 |
{"movn.l", "X,Y,t", 0x46a00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, MX|SB1 }, |
1888 |
{"movn.s", "D,S,t", 0x46000013, 0xffe0003f, WR_D|RD_S|RD_t|FP_S, 0, I4|I32 }, |
1889 |
{"movn.ps", "D,S,t", 0x46c00013, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, I5|I33 }, |
1890 |
{"movt", "d,s,N", 0x00010001, 0xfc0307ff, WR_d|RD_s|RD_CC|FP_S|FP_D, 0, I4|I32 }, |
1891 |
{"movt.d", "D,S,N", 0x46210011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, I4|I32 }, |
1892 |
{"movt.l", "D,S,N", 0x46a10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, MX|SB1 }, |
1893 |
{"movt.l", "X,Y,N", 0x46a10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, MX|SB1 }, |
1894 |
{"movt.s", "D,S,N", 0x46010011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_S, 0, I4|I32 }, |
1895 |
{"movt.ps", "D,S,N", 0x46c10011, 0xffe3003f, WR_D|RD_S|RD_CC|FP_D, 0, I5|I33 }, |
1896 |
{"movz", "d,v,t", 0x0000000a, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I4|I32 }, |
1897 |
{"ffs", "d,v", 0x0000000a, 0xfc1f07ff, WR_d|RD_s, 0, L1 }, |
1898 |
{"movz.d", "D,S,t", 0x46200012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, I4|I32 }, |
1899 |
{"movz.l", "D,S,t", 0x46a00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, MX|SB1 }, |
1900 |
{"movz.l", "X,Y,t", 0x46a00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, MX|SB1 }, |
1901 |
{"movz.s", "D,S,t", 0x46000012, 0xffe0003f, WR_D|RD_S|RD_t|FP_S, 0, I4|I32 }, |
1902 |
{"movz.ps", "D,S,t", 0x46c00012, 0xffe0003f, WR_D|RD_S|RD_t|FP_D, 0, I5|I33 }, |
1903 |
{"msac", "d,s,t", 0x000001d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1904 |
{"msacu", "d,s,t", 0x000001d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1905 |
{"msachi", "d,s,t", 0x000003d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1906 |
{"msachiu", "d,s,t", 0x000003d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1907 |
/* move is at the top of the table. */
|
1908 |
{"msgn.qh", "X,Y,Q", 0x78200000, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
1909 |
{"msub.d", "D,R,S,T", 0x4c000029, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I4|I33 }, |
1910 |
{"msub.s", "D,R,S,T", 0x4c000028, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I4|I33 }, |
1911 |
{"msub.ps", "D,R,S,T", 0x4c00002e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I5|I33 }, |
1912 |
{"msub", "s,t", 0x0000001e, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, L1 }, |
1913 |
{"msub", "s,t", 0x70000004, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I32|N55 }, |
1914 |
{"msub", "7,s,t", 0x70000004, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
1915 |
{"msubu", "s,t", 0x0000001f, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, L1 }, |
1916 |
{"msubu", "s,t", 0x70000005, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, I32|N55 }, |
1917 |
{"msubu", "7,s,t", 0x70000005, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
1918 |
{"mtpc", "t,P", 0x4080c801, 0xffe0ffc1, COD|RD_t|WR_C0, 0, M1|N5 }, |
1919 |
{"mtps", "t,P", 0x4080c800, 0xffe0ffc1, COD|RD_t|WR_C0, 0, M1|N5 }, |
1920 |
{"mtc0", "t,G", 0x40800000, 0xffe007ff, COD|RD_t|WR_C0|WR_CC, 0, I1 }, |
1921 |
{"mtc0", "t,+D", 0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC, 0, I32 }, |
1922 |
{"mtc0", "t,G,H", 0x40800000, 0xffe007f8, COD|RD_t|WR_C0|WR_CC, 0, I32 }, |
1923 |
{"mtc1", "t,S", 0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S, 0, I1 }, |
1924 |
{"mtc1", "t,G", 0x44800000, 0xffe007ff, COD|RD_t|WR_S|FP_S, 0, I1 }, |
1925 |
{"mthc1", "t,S", 0x44e00000, 0xffe007ff, COD|RD_t|WR_S|FP_D, 0, I33 }, |
1926 |
{"mthc1", "t,G", 0x44e00000, 0xffe007ff, COD|RD_t|WR_S|FP_D, 0, I33 }, |
1927 |
/* mtc2 is at the bottom of the table. */
|
1928 |
/* mthc2 is at the bottom of the table. */
|
1929 |
/* mtc3 is at the bottom of the table. */
|
1930 |
{"mtdr", "t,G", 0x7080003d, 0xffe007ff, COD|RD_t|WR_C0, 0, N5 }, |
1931 |
{"mthi", "s", 0x00000011, 0xfc1fffff, RD_s|WR_HI, 0, I1 }, |
1932 |
{"mthi", "s,7", 0x00000011, 0xfc1fe7ff, RD_s|WR_HI, 0, D32 }, |
1933 |
{"mtlo", "s", 0x00000013, 0xfc1fffff, RD_s|WR_LO, 0, I1 }, |
1934 |
{"mtlo", "s,7", 0x00000013, 0xfc1fe7ff, RD_s|WR_LO, 0, D32 }, |
1935 |
{"mtlhx", "s", 0x00000053, 0xfc1fffff, RD_s|MOD_HILO, 0, SMT }, |
1936 |
{"mttc0", "t,G", 0x41800000, 0xffe007ff, TRAP|COD|RD_t|WR_C0|WR_CC, 0, MT32 }, |
1937 |
{"mttc0", "t,+D", 0x41800000, 0xffe007f8, TRAP|COD|RD_t|WR_C0|WR_CC, 0, MT32 }, |
1938 |
{"mttc0", "t,G,H", 0x41800000, 0xffe007f8, TRAP|COD|RD_t|WR_C0|WR_CC, 0, MT32 }, |
1939 |
{"mttc1", "t,S", 0x41800022, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_S, 0, MT32 }, |
1940 |
{"mttc1", "t,G", 0x41800022, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_S, 0, MT32 }, |
1941 |
{"mttc2", "t,g", 0x41800024, 0xffe007ff, TRAP|COD|RD_t|WR_C2|WR_CC, 0, MT32 }, |
1942 |
{"mttacx", "t", 0x41801021, 0xffe0ffff, TRAP|WR_a|RD_t, 0, MT32 }, |
1943 |
{"mttacx", "t,&", 0x41801021, 0xffe09fff, TRAP|WR_a|RD_t, 0, MT32 }, |
1944 |
{"mttdsp", "t", 0x41808021, 0xffe0ffff, TRAP|RD_t, 0, MT32 }, |
1945 |
{"mttgpr", "t,d", 0x41800020, 0xffe007ff, TRAP|WR_d|RD_t, 0, MT32 }, |
1946 |
{"mtthc1", "t,S", 0x41800032, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_D, 0, MT32 }, |
1947 |
{"mtthc1", "t,G", 0x41800032, 0xffe007ff, TRAP|COD|RD_t|WR_S|FP_D, 0, MT32 }, |
1948 |
{"mtthc2", "t,g", 0x41800034, 0xffe007ff, TRAP|COD|RD_t|WR_C2|WR_CC, 0, MT32 }, |
1949 |
{"mtthi", "t", 0x41800821, 0xffe0ffff, TRAP|WR_a|RD_t, 0, MT32 }, |
1950 |
{"mtthi", "t,&", 0x41800821, 0xffe09fff, TRAP|WR_a|RD_t, 0, MT32 }, |
1951 |
{"mttlo", "t", 0x41800021, 0xffe0ffff, TRAP|WR_a|RD_t, 0, MT32 }, |
1952 |
{"mttlo", "t,&", 0x41800021, 0xffe09fff, TRAP|WR_a|RD_t, 0, MT32 }, |
1953 |
{"mttr", "t,d,!,H,$", 0x41800000, 0xffe007c8, TRAP|RD_t, 0, MT32 }, |
1954 |
{"mul.d", "D,V,T", 0x46200002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I1 }, |
1955 |
{"mul.s", "D,V,T", 0x46000002, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, I1 }, |
1956 |
{"mul.ob", "X,Y,Q", 0x78000030, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
1957 |
{"mul.ob", "D,S,T", 0x4ac00030, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1958 |
{"mul.ob", "D,S,T[e]", 0x48000030, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
1959 |
{"mul.ob", "D,S,k", 0x4bc00030, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
1960 |
{"mul.ps", "D,V,T", 0x46c00002, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
1961 |
{"mul.qh", "X,Y,Q", 0x78200030, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
1962 |
{"mul", "d,v,t", 0x70000002, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, I32|P3|N55}, |
1963 |
{"mul", "d,s,t", 0x00000058, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N54 }, |
1964 |
{"mul", "d,v,t", 0, (int) M_MUL, INSN_MACRO, 0, I1 }, |
1965 |
{"mul", "d,v,I", 0, (int) M_MUL_I, INSN_MACRO, 0, I1 }, |
1966 |
{"mula.ob", "Y,Q", 0x78000033, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
1967 |
{"mula.ob", "S,T", 0x4ac00033, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1968 |
{"mula.ob", "S,T[e]", 0x48000033, 0xfe2007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1969 |
{"mula.ob", "S,k", 0x4bc00033, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1970 |
{"mula.qh", "Y,Q", 0x78200033, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
1971 |
{"mulhi", "d,s,t", 0x00000258, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1972 |
{"mulhiu", "d,s,t", 0x00000259, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1973 |
{"mull.ob", "Y,Q", 0x78000433, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
1974 |
{"mull.ob", "S,T", 0x4ac00433, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1975 |
{"mull.ob", "S,T[e]", 0x48000433, 0xfe2007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1976 |
{"mull.ob", "S,k", 0x4bc00433, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1977 |
{"mull.qh", "Y,Q", 0x78200433, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
1978 |
{"mulo", "d,v,t", 0, (int) M_MULO, INSN_MACRO, 0, I1 }, |
1979 |
{"mulo", "d,v,I", 0, (int) M_MULO_I, INSN_MACRO, 0, I1 }, |
1980 |
{"mulou", "d,v,t", 0, (int) M_MULOU, INSN_MACRO, 0, I1 }, |
1981 |
{"mulou", "d,v,I", 0, (int) M_MULOU_I, INSN_MACRO, 0, I1 }, |
1982 |
{"mulr.ps", "D,S,T", 0x46c0001a, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, M3D }, |
1983 |
{"muls", "d,s,t", 0x000000d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1984 |
{"mulsu", "d,s,t", 0x000000d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1985 |
{"mulshi", "d,s,t", 0x000002d8, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1986 |
{"mulshiu", "d,s,t", 0x000002d9, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
1987 |
{"muls.ob", "Y,Q", 0x78000032, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
1988 |
{"muls.ob", "S,T", 0x4ac00032, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1989 |
{"muls.ob", "S,T[e]", 0x48000032, 0xfe2007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1990 |
{"muls.ob", "S,k", 0x4bc00032, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1991 |
{"muls.qh", "Y,Q", 0x78200032, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
1992 |
{"mulsl.ob", "Y,Q", 0x78000432, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
1993 |
{"mulsl.ob", "S,T", 0x4ac00432, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1994 |
{"mulsl.ob", "S,T[e]", 0x48000432, 0xfe2007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1995 |
{"mulsl.ob", "S,k", 0x4bc00432, 0xffe007ff, WR_CC|RD_S|RD_T, 0, N54 }, |
1996 |
{"mulsl.qh", "Y,Q", 0x78200432, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
1997 |
{"mult", "s,t", 0x00000018, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0, I1 }, |
1998 |
{"mult", "7,s,t", 0x00000018, 0xfc00e7ff, WR_a|RD_s|RD_t, 0, D33 }, |
1999 |
{"mult", "d,s,t", 0x00000018, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0, G1 }, |
2000 |
{"multp", "s,t", 0x00000459, 0xfc00ffff, RD_s|RD_t|MOD_HILO, 0, SMT }, |
2001 |
{"multu", "s,t", 0x00000019, 0xfc00ffff, RD_s|RD_t|WR_HILO|IS_M, 0, I1 }, |
2002 |
{"multu", "7,s,t", 0x00000019, 0xfc00e7ff, WR_a|RD_s|RD_t, 0, D33 }, |
2003 |
{"multu", "d,s,t", 0x00000019, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d|IS_M, 0, G1 }, |
2004 |
{"mulu", "d,s,t", 0x00000059, 0xfc0007ff, RD_s|RD_t|WR_HILO|WR_d, 0, N5 }, |
2005 |
{"neg", "d,w", 0x00000022, 0xffe007ff, WR_d|RD_t, 0, I1 }, /* sub 0 */ |
2006 |
{"negu", "d,w", 0x00000023, 0xffe007ff, WR_d|RD_t, 0, I1 }, /* subu 0 */ |
2007 |
{"neg.d", "D,V", 0x46200007, 0xffff003f, WR_D|RD_S|FP_D, 0, I1 }, |
2008 |
{"neg.s", "D,V", 0x46000007, 0xffff003f, WR_D|RD_S|FP_S, 0, I1 }, |
2009 |
{"neg.ps", "D,V", 0x46c00007, 0xffff003f, WR_D|RD_S|FP_D, 0, I5|I33 }, |
2010 |
{"nmadd.d", "D,R,S,T", 0x4c000031, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I4|I33 }, |
2011 |
{"nmadd.s", "D,R,S,T", 0x4c000030, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I4|I33 }, |
2012 |
{"nmadd.ps","D,R,S,T", 0x4c000036, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I5|I33 }, |
2013 |
{"nmsub.d", "D,R,S,T", 0x4c000039, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I4|I33 }, |
2014 |
{"nmsub.s", "D,R,S,T", 0x4c000038, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_S, 0, I4|I33 }, |
2015 |
{"nmsub.ps","D,R,S,T", 0x4c00003e, 0xfc00003f, RD_R|RD_S|RD_T|WR_D|FP_D, 0, I5|I33 }, |
2016 |
/* nop is at the start of the table. */
|
2017 |
{"nor", "d,v,t", 0x00000027, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
2018 |
{"nor", "t,r,I", 0, (int) M_NOR_I, INSN_MACRO, 0, I1 }, |
2019 |
{"nor.ob", "X,Y,Q", 0x7800000f, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2020 |
{"nor.ob", "D,S,T", 0x4ac0000f, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2021 |
{"nor.ob", "D,S,T[e]", 0x4800000f, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2022 |
{"nor.ob", "D,S,k", 0x4bc0000f, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2023 |
{"nor.qh", "X,Y,Q", 0x7820000f, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2024 |
{"not", "d,v", 0x00000027, 0xfc1f07ff, WR_d|RD_s|RD_t, 0, I1 },/*nor d,s,0*/ |
2025 |
{"or", "d,v,t", 0x00000025, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
2026 |
{"or", "t,r,I", 0, (int) M_OR_I, INSN_MACRO, 0, I1 }, |
2027 |
{"or.ob", "X,Y,Q", 0x7800000e, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2028 |
{"or.ob", "D,S,T", 0x4ac0000e, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2029 |
{"or.ob", "D,S,T[e]", 0x4800000e, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2030 |
{"or.ob", "D,S,k", 0x4bc0000e, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2031 |
{"or.qh", "X,Y,Q", 0x7820000e, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2032 |
{"ori", "t,r,i", 0x34000000, 0xfc000000, WR_t|RD_s, 0, I1 }, |
2033 |
{"pabsdiff.ob", "X,Y,Q",0x78000009, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, SB1 }, |
2034 |
{"pabsdiffc.ob", "Y,Q", 0x78000035, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, SB1 }, |
2035 |
{"pavg.ob", "X,Y,Q", 0x78000008, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, SB1 }, |
2036 |
{"pickf.ob", "X,Y,Q", 0x78000002, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2037 |
{"pickf.ob", "D,S,T", 0x4ac00002, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2038 |
{"pickf.ob", "D,S,T[e]",0x48000002, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2039 |
{"pickf.ob", "D,S,k", 0x4bc00002, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2040 |
{"pickf.qh", "X,Y,Q", 0x78200002, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2041 |
{"pickt.ob", "X,Y,Q", 0x78000003, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2042 |
{"pickt.ob", "D,S,T", 0x4ac00003, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2043 |
{"pickt.ob", "D,S,T[e]",0x48000003, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2044 |
{"pickt.ob", "D,S,k", 0x4bc00003, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2045 |
{"pickt.qh", "X,Y,Q", 0x78200003, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2046 |
{"pll.ps", "D,V,T", 0x46c0002c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
2047 |
{"plu.ps", "D,V,T", 0x46c0002d, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
2048 |
/* pref and prefx are at the start of the table. */
|
2049 |
{"pul.ps", "D,V,T", 0x46c0002e, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
2050 |
{"puu.ps", "D,V,T", 0x46c0002f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
2051 |
{"pperm", "s,t", 0x70000481, 0xfc00ffff, MOD_HILO|RD_s|RD_t, 0, SMT }, |
2052 |
{"rach.ob", "X", 0x7a00003f, 0xfffff83f, WR_D|FP_D, RD_MACC, MX|SB1 }, |
2053 |
{"rach.ob", "D", 0x4a00003f, 0xfffff83f, WR_D, 0, N54 }, |
2054 |
{"rach.qh", "X", 0x7a20003f, 0xfffff83f, WR_D|FP_D, RD_MACC, MX }, |
2055 |
{"racl.ob", "X", 0x7800003f, 0xfffff83f, WR_D|FP_D, RD_MACC, MX|SB1 }, |
2056 |
{"racl.ob", "D", 0x4800003f, 0xfffff83f, WR_D, 0, N54 }, |
2057 |
{"racl.qh", "X", 0x7820003f, 0xfffff83f, WR_D|FP_D, RD_MACC, MX }, |
2058 |
{"racm.ob", "X", 0x7900003f, 0xfffff83f, WR_D|FP_D, RD_MACC, MX|SB1 }, |
2059 |
{"racm.ob", "D", 0x4900003f, 0xfffff83f, WR_D, 0, N54 }, |
2060 |
{"racm.qh", "X", 0x7920003f, 0xfffff83f, WR_D|FP_D, RD_MACC, MX }, |
2061 |
{"recip.d", "D,S", 0x46200015, 0xffff003f, WR_D|RD_S|FP_D, 0, I4|I33 }, |
2062 |
{"recip.ps","D,S", 0x46c00015, 0xffff003f, WR_D|RD_S|FP_D, 0, SB1 }, |
2063 |
{"recip.s", "D,S", 0x46000015, 0xffff003f, WR_D|RD_S|FP_S, 0, I4|I33 }, |
2064 |
{"recip1.d", "D,S", 0x4620001d, 0xffff003f, WR_D|RD_S|FP_D, 0, M3D }, |
2065 |
{"recip1.ps", "D,S", 0x46c0001d, 0xffff003f, WR_D|RD_S|FP_S, 0, M3D }, |
2066 |
{"recip1.s", "D,S", 0x4600001d, 0xffff003f, WR_D|RD_S|FP_S, 0, M3D }, |
2067 |
{"recip2.d", "D,S,T", 0x4620001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, M3D }, |
2068 |
{"recip2.ps", "D,S,T", 0x46c0001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, M3D }, |
2069 |
{"recip2.s", "D,S,T", 0x4600001c, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, M3D }, |
2070 |
{"rem", "z,s,t", 0x0000001a, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 }, |
2071 |
{"rem", "d,v,t", 0, (int) M_REM_3, INSN_MACRO, 0, I1 }, |
2072 |
{"rem", "d,v,I", 0, (int) M_REM_3I, INSN_MACRO, 0, I1 }, |
2073 |
{"remu", "z,s,t", 0x0000001b, 0xfc00ffff, RD_s|RD_t|WR_HILO, 0, I1 }, |
2074 |
{"remu", "d,v,t", 0, (int) M_REMU_3, INSN_MACRO, 0, I1 }, |
2075 |
{"remu", "d,v,I", 0, (int) M_REMU_3I, INSN_MACRO, 0, I1 }, |
2076 |
{"rdhwr", "t,K", 0x7c00003b, 0xffe007ff, WR_t, 0, I33 }, |
2077 |
{"rdpgpr", "d,w", 0x41400000, 0xffe007ff, WR_d, 0, I33 }, |
2078 |
{"rfe", "", 0x42000010, 0xffffffff, 0, 0, I1|T3 }, |
2079 |
{"rnas.qh", "X,Q", 0x78200025, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX }, |
2080 |
{"rnau.ob", "X,Q", 0x78000021, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX|SB1 }, |
2081 |
{"rnau.qh", "X,Q", 0x78200021, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX }, |
2082 |
{"rnes.qh", "X,Q", 0x78200026, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX }, |
2083 |
{"rneu.ob", "X,Q", 0x78000022, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX|SB1 }, |
2084 |
{"rneu.qh", "X,Q", 0x78200022, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX }, |
2085 |
{"rol", "d,v,t", 0, (int) M_ROL, INSN_MACRO, 0, I1 }, |
2086 |
{"rol", "d,v,I", 0, (int) M_ROL_I, INSN_MACRO, 0, I1 }, |
2087 |
{"ror", "d,v,t", 0, (int) M_ROR, INSN_MACRO, 0, I1 }, |
2088 |
{"ror", "d,v,I", 0, (int) M_ROR_I, INSN_MACRO, 0, I1 }, |
2089 |
{"ror", "d,w,<", 0x00200002, 0xffe0003f, WR_d|RD_t, 0, N5|I33|SMT }, |
2090 |
{"rorv", "d,t,s", 0x00000046, 0xfc0007ff, RD_t|RD_s|WR_d, 0, N5|I33|SMT }, |
2091 |
{"rotl", "d,v,t", 0, (int) M_ROL, INSN_MACRO, 0, I33|SMT }, |
2092 |
{"rotl", "d,v,I", 0, (int) M_ROL_I, INSN_MACRO, 0, I33|SMT }, |
2093 |
{"rotr", "d,v,t", 0, (int) M_ROR, INSN_MACRO, 0, I33|SMT }, |
2094 |
{"rotr", "d,v,I", 0, (int) M_ROR_I, INSN_MACRO, 0, I33|SMT }, |
2095 |
{"rotrv", "d,t,s", 0x00000046, 0xfc0007ff, RD_t|RD_s|WR_d, 0, I33|SMT }, |
2096 |
{"round.l.d", "D,S", 0x46200008, 0xffff003f, WR_D|RD_S|FP_D, 0, I3|I33 }, |
2097 |
{"round.l.s", "D,S", 0x46000008, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I3|I33 }, |
2098 |
{"round.w.d", "D,S", 0x4620000c, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I2 }, |
2099 |
{"round.w.s", "D,S", 0x4600000c, 0xffff003f, WR_D|RD_S|FP_S, 0, I2 }, |
2100 |
{"rsqrt.d", "D,S", 0x46200016, 0xffff003f, WR_D|RD_S|FP_D, 0, I4|I33 }, |
2101 |
{"rsqrt.ps","D,S", 0x46c00016, 0xffff003f, WR_D|RD_S|FP_D, 0, SB1 }, |
2102 |
{"rsqrt.s", "D,S", 0x46000016, 0xffff003f, WR_D|RD_S|FP_S, 0, I4|I33 }, |
2103 |
{"rsqrt1.d", "D,S", 0x4620001e, 0xffff003f, WR_D|RD_S|FP_D, 0, M3D }, |
2104 |
{"rsqrt1.ps", "D,S", 0x46c0001e, 0xffff003f, WR_D|RD_S|FP_S, 0, M3D }, |
2105 |
{"rsqrt1.s", "D,S", 0x4600001e, 0xffff003f, WR_D|RD_S|FP_S, 0, M3D }, |
2106 |
{"rsqrt2.d", "D,S,T", 0x4620001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, M3D }, |
2107 |
{"rsqrt2.ps", "D,S,T", 0x46c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, M3D }, |
2108 |
{"rsqrt2.s", "D,S,T", 0x4600001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, M3D }, |
2109 |
{"rzs.qh", "X,Q", 0x78200024, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX }, |
2110 |
{"rzu.ob", "X,Q", 0x78000020, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX|SB1 }, |
2111 |
{"rzu.ob", "D,k", 0x4bc00020, 0xffe0f83f, WR_D|RD_S|RD_T, 0, N54 }, |
2112 |
{"rzu.qh", "X,Q", 0x78200020, 0xfc20f83f, WR_D|RD_T|FP_D, RD_MACC, MX }, |
2113 |
{"sb", "t,o(b)", 0xa0000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 }, |
2114 |
{"sb", "t,A(b)", 0, (int) M_SB_AB, INSN_MACRO, 0, I1 }, |
2115 |
{"sc", "t,o(b)", 0xe0000000, 0xfc000000, SM|RD_t|WR_t|RD_b, 0, I2 }, |
2116 |
{"sc", "t,A(b)", 0, (int) M_SC_AB, INSN_MACRO, 0, I2 }, |
2117 |
{"scd", "t,o(b)", 0xf0000000, 0xfc000000, SM|RD_t|WR_t|RD_b, 0, I3 }, |
2118 |
{"scd", "t,A(b)", 0, (int) M_SCD_AB, INSN_MACRO, 0, I3 }, |
2119 |
{"sd", "t,o(b)", 0xfc000000, 0xfc000000, SM|RD_t|RD_b, 0, I3 }, |
2120 |
{"sd", "t,o(b)", 0, (int) M_SD_OB, INSN_MACRO, 0, I1 }, |
2121 |
{"sd", "t,A(b)", 0, (int) M_SD_AB, INSN_MACRO, 0, I1 }, |
2122 |
{"sdbbp", "", 0x0000000e, 0xffffffff, TRAP, 0, G2 }, |
2123 |
{"sdbbp", "c", 0x0000000e, 0xfc00ffff, TRAP, 0, G2 }, |
2124 |
{"sdbbp", "c,q", 0x0000000e, 0xfc00003f, TRAP, 0, G2 }, |
2125 |
{"sdbbp", "", 0x7000003f, 0xffffffff, TRAP, 0, I32 }, |
2126 |
{"sdbbp", "B", 0x7000003f, 0xfc00003f, TRAP, 0, I32 }, |
2127 |
{"sdc1", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, 0, I2 }, |
2128 |
{"sdc1", "E,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, 0, I2 }, |
2129 |
{"sdc1", "T,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, 0, I2 }, |
2130 |
{"sdc1", "E,A(b)", 0, (int) M_SDC1_AB, INSN_MACRO, 0, I2 }, |
2131 |
{"sdc2", "E,o(b)", 0xf8000000, 0xfc000000, SM|RD_C2|RD_b, 0, I2 }, |
2132 |
{"sdc2", "E,A(b)", 0, (int) M_SDC2_AB, INSN_MACRO, 0, I2 }, |
2133 |
{"sdc3", "E,o(b)", 0xfc000000, 0xfc000000, SM|RD_C3|RD_b, 0, I2 }, |
2134 |
{"sdc3", "E,A(b)", 0, (int) M_SDC3_AB, INSN_MACRO, 0, I2 }, |
2135 |
{"s.d", "T,o(b)", 0xf4000000, 0xfc000000, SM|RD_T|RD_b|FP_D, 0, I2 }, |
2136 |
{"s.d", "T,o(b)", 0, (int) M_S_DOB, INSN_MACRO, 0, I1 }, |
2137 |
{"s.d", "T,A(b)", 0, (int) M_S_DAB, INSN_MACRO, 0, I1 }, |
2138 |
{"sdl", "t,o(b)", 0xb0000000, 0xfc000000, SM|RD_t|RD_b, 0, I3 }, |
2139 |
{"sdl", "t,A(b)", 0, (int) M_SDL_AB, INSN_MACRO, 0, I3 }, |
2140 |
{"sdr", "t,o(b)", 0xb4000000, 0xfc000000, SM|RD_t|RD_b, 0, I3 }, |
2141 |
{"sdr", "t,A(b)", 0, (int) M_SDR_AB, INSN_MACRO, 0, I3 }, |
2142 |
{"sdxc1", "S,t(b)", 0x4c000009, 0xfc0007ff, SM|RD_S|RD_t|RD_b|FP_D, 0, I4|I33 }, |
2143 |
{"seb", "d,w", 0x7c000420, 0xffe007ff, WR_d|RD_t, 0, I33 }, |
2144 |
{"seh", "d,w", 0x7c000620, 0xffe007ff, WR_d|RD_t, 0, I33 }, |
2145 |
{"selsl", "d,v,t", 0x00000005, 0xfc0007ff, WR_d|RD_s|RD_t, 0, L1 }, |
2146 |
{"selsr", "d,v,t", 0x00000001, 0xfc0007ff, WR_d|RD_s|RD_t, 0, L1 }, |
2147 |
{"seq", "d,v,t", 0, (int) M_SEQ, INSN_MACRO, 0, I1 }, |
2148 |
{"seq", "d,v,I", 0, (int) M_SEQ_I, INSN_MACRO, 0, I1 }, |
2149 |
{"sge", "d,v,t", 0, (int) M_SGE, INSN_MACRO, 0, I1 }, |
2150 |
{"sge", "d,v,I", 0, (int) M_SGE_I, INSN_MACRO, 0, I1 }, |
2151 |
{"sgeu", "d,v,t", 0, (int) M_SGEU, INSN_MACRO, 0, I1 }, |
2152 |
{"sgeu", "d,v,I", 0, (int) M_SGEU_I, INSN_MACRO, 0, I1 }, |
2153 |
{"sgt", "d,v,t", 0, (int) M_SGT, INSN_MACRO, 0, I1 }, |
2154 |
{"sgt", "d,v,I", 0, (int) M_SGT_I, INSN_MACRO, 0, I1 }, |
2155 |
{"sgtu", "d,v,t", 0, (int) M_SGTU, INSN_MACRO, 0, I1 }, |
2156 |
{"sgtu", "d,v,I", 0, (int) M_SGTU_I, INSN_MACRO, 0, I1 }, |
2157 |
{"sh", "t,o(b)", 0xa4000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 }, |
2158 |
{"sh", "t,A(b)", 0, (int) M_SH_AB, INSN_MACRO, 0, I1 }, |
2159 |
{"shfl.bfla.qh", "X,Y,Z", 0x7a20001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2160 |
{"shfl.mixh.ob", "X,Y,Z", 0x7980001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2161 |
{"shfl.mixh.ob", "D,S,T", 0x4980001f, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2162 |
{"shfl.mixh.qh", "X,Y,Z", 0x7820001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2163 |
{"shfl.mixl.ob", "X,Y,Z", 0x79c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2164 |
{"shfl.mixl.ob", "D,S,T", 0x49c0001f, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2165 |
{"shfl.mixl.qh", "X,Y,Z", 0x78a0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2166 |
{"shfl.pach.ob", "X,Y,Z", 0x7900001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2167 |
{"shfl.pach.ob", "D,S,T", 0x4900001f, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2168 |
{"shfl.pach.qh", "X,Y,Z", 0x7920001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2169 |
{"shfl.pacl.ob", "D,S,T", 0x4940001f, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2170 |
{"shfl.repa.qh", "X,Y,Z", 0x7b20001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2171 |
{"shfl.repb.qh", "X,Y,Z", 0x7ba0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2172 |
{"shfl.upsl.ob", "X,Y,Z", 0x78c0001f, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2173 |
{"sle", "d,v,t", 0, (int) M_SLE, INSN_MACRO, 0, I1 }, |
2174 |
{"sle", "d,v,I", 0, (int) M_SLE_I, INSN_MACRO, 0, I1 }, |
2175 |
{"sleu", "d,v,t", 0, (int) M_SLEU, INSN_MACRO, 0, I1 }, |
2176 |
{"sleu", "d,v,I", 0, (int) M_SLEU_I, INSN_MACRO, 0, I1 }, |
2177 |
{"sllv", "d,t,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, |
2178 |
{"sll", "d,w,s", 0x00000004, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, /* sllv */ |
2179 |
{"sll", "d,w,<", 0x00000000, 0xffe0003f, WR_d|RD_t, 0, I1 }, |
2180 |
{"sll.ob", "X,Y,Q", 0x78000010, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2181 |
{"sll.ob", "D,S,T[e]", 0x48000010, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2182 |
{"sll.ob", "D,S,k", 0x4bc00010, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2183 |
{"sll.qh", "X,Y,Q", 0x78200010, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2184 |
{"slt", "d,v,t", 0x0000002a, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
2185 |
{"slt", "d,v,I", 0, (int) M_SLT_I, INSN_MACRO, 0, I1 }, |
2186 |
{"slti", "t,r,j", 0x28000000, 0xfc000000, WR_t|RD_s, 0, I1 }, |
2187 |
{"sltiu", "t,r,j", 0x2c000000, 0xfc000000, WR_t|RD_s, 0, I1 }, |
2188 |
{"sltu", "d,v,t", 0x0000002b, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
2189 |
{"sltu", "d,v,I", 0, (int) M_SLTU_I, INSN_MACRO, 0, I1 }, |
2190 |
{"sne", "d,v,t", 0, (int) M_SNE, INSN_MACRO, 0, I1 }, |
2191 |
{"sne", "d,v,I", 0, (int) M_SNE_I, INSN_MACRO, 0, I1 }, |
2192 |
{"sqrt.d", "D,S", 0x46200004, 0xffff003f, WR_D|RD_S|FP_D, 0, I2 }, |
2193 |
{"sqrt.s", "D,S", 0x46000004, 0xffff003f, WR_D|RD_S|FP_S, 0, I2 }, |
2194 |
{"sqrt.ps", "D,S", 0x46c00004, 0xffff003f, WR_D|RD_S|FP_D, 0, SB1 }, |
2195 |
{"srav", "d,t,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, |
2196 |
{"sra", "d,w,s", 0x00000007, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, /* srav */ |
2197 |
{"sra", "d,w,<", 0x00000003, 0xffe0003f, WR_d|RD_t, 0, I1 }, |
2198 |
{"sra.qh", "X,Y,Q", 0x78200013, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2199 |
{"srlv", "d,t,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, |
2200 |
{"srl", "d,w,s", 0x00000006, 0xfc0007ff, WR_d|RD_t|RD_s, 0, I1 }, /* srlv */ |
2201 |
{"srl", "d,w,<", 0x00000002, 0xffe0003f, WR_d|RD_t, 0, I1 }, |
2202 |
{"srl.ob", "X,Y,Q", 0x78000012, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2203 |
{"srl.ob", "D,S,T[e]", 0x48000012, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2204 |
{"srl.ob", "D,S,k", 0x4bc00012, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2205 |
{"srl.qh", "X,Y,Q", 0x78200012, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2206 |
/* ssnop is at the start of the table. */
|
2207 |
{"standby", "", 0x42000021, 0xffffffff, 0, 0, V1 }, |
2208 |
{"sub", "d,v,t", 0x00000022, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
2209 |
{"sub", "d,v,I", 0, (int) M_SUB_I, INSN_MACRO, 0, I1 }, |
2210 |
{"sub.d", "D,V,T", 0x46200001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I1 }, |
2211 |
{"sub.s", "D,V,T", 0x46000001, 0xffe0003f, WR_D|RD_S|RD_T|FP_S, 0, I1 }, |
2212 |
{"sub.ob", "X,Y,Q", 0x7800000a, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2213 |
{"sub.ob", "D,S,T", 0x4ac0000a, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2214 |
{"sub.ob", "D,S,T[e]", 0x4800000a, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2215 |
{"sub.ob", "D,S,k", 0x4bc0000a, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2216 |
{"sub.ps", "D,V,T", 0x46c00001, 0xffe0003f, WR_D|RD_S|RD_T|FP_D, 0, I5|I33 }, |
2217 |
{"sub.qh", "X,Y,Q", 0x7820000a, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2218 |
{"suba.ob", "Y,Q", 0x78000036, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
2219 |
{"suba.qh", "Y,Q", 0x78200036, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
2220 |
{"subl.ob", "Y,Q", 0x78000436, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
2221 |
{"subl.qh", "Y,Q", 0x78200436, 0xfc2007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
2222 |
{"subu", "d,v,t", 0x00000023, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
2223 |
{"subu", "d,v,I", 0, (int) M_SUBU_I, INSN_MACRO, 0, I1 }, |
2224 |
{"suspend", "", 0x42000022, 0xffffffff, 0, 0, V1 }, |
2225 |
{"suxc1", "S,t(b)", 0x4c00000d, 0xfc0007ff, SM|RD_S|RD_t|RD_b, 0, I5|I33|N55}, |
2226 |
{"sw", "t,o(b)", 0xac000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 }, |
2227 |
{"sw", "t,A(b)", 0, (int) M_SW_AB, INSN_MACRO, 0, I1 }, |
2228 |
{"swc0", "E,o(b)", 0xe0000000, 0xfc000000, SM|RD_C0|RD_b, 0, I1 }, |
2229 |
{"swc0", "E,A(b)", 0, (int) M_SWC0_AB, INSN_MACRO, 0, I1 }, |
2230 |
{"swc1", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, 0, I1 }, |
2231 |
{"swc1", "E,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, 0, I1 }, |
2232 |
{"swc1", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, 0, I1 }, |
2233 |
{"swc1", "E,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, 0, I1 }, |
2234 |
{"s.s", "T,o(b)", 0xe4000000, 0xfc000000, SM|RD_T|RD_b|FP_S, 0, I1 }, /* swc1 */ |
2235 |
{"s.s", "T,A(b)", 0, (int) M_SWC1_AB, INSN_MACRO, 0, I1 }, |
2236 |
{"swc2", "E,o(b)", 0xe8000000, 0xfc000000, SM|RD_C2|RD_b, 0, I1 }, |
2237 |
{"swc2", "E,A(b)", 0, (int) M_SWC2_AB, INSN_MACRO, 0, I1 }, |
2238 |
{"swc3", "E,o(b)", 0xec000000, 0xfc000000, SM|RD_C3|RD_b, 0, I1 }, |
2239 |
{"swc3", "E,A(b)", 0, (int) M_SWC3_AB, INSN_MACRO, 0, I1 }, |
2240 |
{"swl", "t,o(b)", 0xa8000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 }, |
2241 |
{"swl", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, 0, I1 }, |
2242 |
{"scache", "t,o(b)", 0xa8000000, 0xfc000000, RD_t|RD_b, 0, I2 }, /* same */ |
2243 |
{"scache", "t,A(b)", 0, (int) M_SWL_AB, INSN_MACRO, 0, I2 }, /* as swl */ |
2244 |
{"swr", "t,o(b)", 0xb8000000, 0xfc000000, SM|RD_t|RD_b, 0, I1 }, |
2245 |
{"swr", "t,A(b)", 0, (int) M_SWR_AB, INSN_MACRO, 0, I1 }, |
2246 |
{"invalidate", "t,o(b)",0xb8000000, 0xfc000000, RD_t|RD_b, 0, I2 }, /* same */ |
2247 |
{"invalidate", "t,A(b)",0, (int) M_SWR_AB, INSN_MACRO, 0, I2 }, /* as swr */ |
2248 |
{"swxc1", "S,t(b)", 0x4c000008, 0xfc0007ff, SM|RD_S|RD_t|RD_b|FP_S, 0, I4|I33 }, |
2249 |
{"sync", "", 0x0000000f, 0xffffffff, INSN_SYNC, 0, I2|G1 }, |
2250 |
{"sync.p", "", 0x0000040f, 0xffffffff, INSN_SYNC, 0, I2 }, |
2251 |
{"sync.l", "", 0x0000000f, 0xffffffff, INSN_SYNC, 0, I2 }, |
2252 |
{"synci", "o(b)", 0x041f0000, 0xfc1f0000, SM|RD_b, 0, I33 }, |
2253 |
{"syscall", "", 0x0000000c, 0xffffffff, TRAP, 0, I1 }, |
2254 |
{"syscall", "B", 0x0000000c, 0xfc00003f, TRAP, 0, I1 }, |
2255 |
{"teqi", "s,j", 0x040c0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, |
2256 |
{"teq", "s,t", 0x00000034, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I2 }, |
2257 |
{"teq", "s,t,q", 0x00000034, 0xfc00003f, RD_s|RD_t|TRAP, 0, I2 }, |
2258 |
{"teq", "s,j", 0x040c0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, /* teqi */ |
2259 |
{"teq", "s,I", 0, (int) M_TEQ_I, INSN_MACRO, 0, I2 }, |
2260 |
{"tgei", "s,j", 0x04080000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, |
2261 |
{"tge", "s,t", 0x00000030, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I2 }, |
2262 |
{"tge", "s,t,q", 0x00000030, 0xfc00003f, RD_s|RD_t|TRAP, 0, I2 }, |
2263 |
{"tge", "s,j", 0x04080000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, /* tgei */ |
2264 |
{"tge", "s,I", 0, (int) M_TGE_I, INSN_MACRO, 0, I2 }, |
2265 |
{"tgeiu", "s,j", 0x04090000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, |
2266 |
{"tgeu", "s,t", 0x00000031, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I2 }, |
2267 |
{"tgeu", "s,t,q", 0x00000031, 0xfc00003f, RD_s|RD_t|TRAP, 0, I2 }, |
2268 |
{"tgeu", "s,j", 0x04090000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, /* tgeiu */ |
2269 |
{"tgeu", "s,I", 0, (int) M_TGEU_I, INSN_MACRO, 0, I2 }, |
2270 |
{"tlbp", "", 0x42000008, 0xffffffff, INSN_TLB, 0, I1 }, |
2271 |
{"tlbr", "", 0x42000001, 0xffffffff, INSN_TLB, 0, I1 }, |
2272 |
{"tlbwi", "", 0x42000002, 0xffffffff, INSN_TLB, 0, I1 }, |
2273 |
{"tlbwr", "", 0x42000006, 0xffffffff, INSN_TLB, 0, I1 }, |
2274 |
{"tlti", "s,j", 0x040a0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, |
2275 |
{"tlt", "s,t", 0x00000032, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I2 }, |
2276 |
{"tlt", "s,t,q", 0x00000032, 0xfc00003f, RD_s|RD_t|TRAP, 0, I2 }, |
2277 |
{"tlt", "s,j", 0x040a0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, /* tlti */ |
2278 |
{"tlt", "s,I", 0, (int) M_TLT_I, INSN_MACRO, 0, I2 }, |
2279 |
{"tltiu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, |
2280 |
{"tltu", "s,t", 0x00000033, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I2 }, |
2281 |
{"tltu", "s,t,q", 0x00000033, 0xfc00003f, RD_s|RD_t|TRAP, 0, I2 }, |
2282 |
{"tltu", "s,j", 0x040b0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, /* tltiu */ |
2283 |
{"tltu", "s,I", 0, (int) M_TLTU_I, INSN_MACRO, 0, I2 }, |
2284 |
{"tnei", "s,j", 0x040e0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, |
2285 |
{"tne", "s,t", 0x00000036, 0xfc00ffff, RD_s|RD_t|TRAP, 0, I2 }, |
2286 |
{"tne", "s,t,q", 0x00000036, 0xfc00003f, RD_s|RD_t|TRAP, 0, I2 }, |
2287 |
{"tne", "s,j", 0x040e0000, 0xfc1f0000, RD_s|TRAP, 0, I2 }, /* tnei */ |
2288 |
{"tne", "s,I", 0, (int) M_TNE_I, INSN_MACRO, 0, I2 }, |
2289 |
{"trunc.l.d", "D,S", 0x46200009, 0xffff003f, WR_D|RD_S|FP_D, 0, I3|I33 }, |
2290 |
{"trunc.l.s", "D,S", 0x46000009, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I3|I33 }, |
2291 |
{"trunc.w.d", "D,S", 0x4620000d, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I2 }, |
2292 |
{"trunc.w.d", "D,S,x", 0x4620000d, 0xffff003f, WR_D|RD_S|FP_S|FP_D, 0, I2 }, |
2293 |
{"trunc.w.d", "D,S,t", 0, (int) M_TRUNCWD, INSN_MACRO, 0, I1 }, |
2294 |
{"trunc.w.s", "D,S", 0x4600000d, 0xffff003f, WR_D|RD_S|FP_S, 0, I2 }, |
2295 |
{"trunc.w.s", "D,S,x", 0x4600000d, 0xffff003f, WR_D|RD_S|FP_S, 0, I2 }, |
2296 |
{"trunc.w.s", "D,S,t", 0, (int) M_TRUNCWS, INSN_MACRO, 0, I1 }, |
2297 |
{"uld", "t,o(b)", 0, (int) M_ULD, INSN_MACRO, 0, I3 }, |
2298 |
{"uld", "t,A(b)", 0, (int) M_ULD_A, INSN_MACRO, 0, I3 }, |
2299 |
{"ulh", "t,o(b)", 0, (int) M_ULH, INSN_MACRO, 0, I1 }, |
2300 |
{"ulh", "t,A(b)", 0, (int) M_ULH_A, INSN_MACRO, 0, I1 }, |
2301 |
{"ulhu", "t,o(b)", 0, (int) M_ULHU, INSN_MACRO, 0, I1 }, |
2302 |
{"ulhu", "t,A(b)", 0, (int) M_ULHU_A, INSN_MACRO, 0, I1 }, |
2303 |
{"ulw", "t,o(b)", 0, (int) M_ULW, INSN_MACRO, 0, I1 }, |
2304 |
{"ulw", "t,A(b)", 0, (int) M_ULW_A, INSN_MACRO, 0, I1 }, |
2305 |
{"usd", "t,o(b)", 0, (int) M_USD, INSN_MACRO, 0, I3 }, |
2306 |
{"usd", "t,A(b)", 0, (int) M_USD_A, INSN_MACRO, 0, I3 }, |
2307 |
{"ush", "t,o(b)", 0, (int) M_USH, INSN_MACRO, 0, I1 }, |
2308 |
{"ush", "t,A(b)", 0, (int) M_USH_A, INSN_MACRO, 0, I1 }, |
2309 |
{"usw", "t,o(b)", 0, (int) M_USW, INSN_MACRO, 0, I1 }, |
2310 |
{"usw", "t,A(b)", 0, (int) M_USW_A, INSN_MACRO, 0, I1 }, |
2311 |
{"wach.ob", "Y", 0x7a00003e, 0xffff07ff, RD_S|FP_D, WR_MACC, MX|SB1 }, |
2312 |
{"wach.ob", "S", 0x4a00003e, 0xffff07ff, RD_S, 0, N54 }, |
2313 |
{"wach.qh", "Y", 0x7a20003e, 0xffff07ff, RD_S|FP_D, WR_MACC, MX }, |
2314 |
{"wacl.ob", "Y,Z", 0x7800003e, 0xffe007ff, RD_S|RD_T|FP_D, WR_MACC, MX|SB1 }, |
2315 |
{"wacl.ob", "S,T", 0x4800003e, 0xffe007ff, RD_S|RD_T, 0, N54 }, |
2316 |
{"wacl.qh", "Y,Z", 0x7820003e, 0xffe007ff, RD_S|RD_T|FP_D, WR_MACC, MX }, |
2317 |
{"wait", "", 0x42000020, 0xffffffff, TRAP, 0, I3|I32 }, |
2318 |
{"wait", "J", 0x42000020, 0xfe00003f, TRAP, 0, I32|N55 }, |
2319 |
{"waiti", "", 0x42000020, 0xffffffff, TRAP, 0, L1 }, |
2320 |
{"wrpgpr", "d,w", 0x41c00000, 0xffe007ff, RD_t, 0, I33 }, |
2321 |
{"wsbh", "d,w", 0x7c0000a0, 0xffe007ff, WR_d|RD_t, 0, I33 }, |
2322 |
{"xor", "d,v,t", 0x00000026, 0xfc0007ff, WR_d|RD_s|RD_t, 0, I1 }, |
2323 |
{"xor", "t,r,I", 0, (int) M_XOR_I, INSN_MACRO, 0, I1 }, |
2324 |
{"xor.ob", "X,Y,Q", 0x7800000d, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX|SB1 }, |
2325 |
{"xor.ob", "D,S,T", 0x4ac0000d, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2326 |
{"xor.ob", "D,S,T[e]", 0x4800000d, 0xfe20003f, WR_D|RD_S|RD_T, 0, N54 }, |
2327 |
{"xor.ob", "D,S,k", 0x4bc0000d, 0xffe0003f, WR_D|RD_S|RD_T, 0, N54 }, |
2328 |
{"xor.qh", "X,Y,Q", 0x7820000d, 0xfc20003f, WR_D|RD_S|RD_T|FP_D, 0, MX }, |
2329 |
{"xori", "t,r,i", 0x38000000, 0xfc000000, WR_t|RD_s, 0, I1 }, |
2330 |
{"yield", "s", 0x7c000009, 0xfc1fffff, TRAP|RD_s, 0, MT32 }, |
2331 |
{"yield", "d,s", 0x7c000009, 0xfc1f07ff, TRAP|WR_d|RD_s, 0, MT32 }, |
2332 |
|
2333 |
/* User Defined Instruction. */
|
2334 |
{"udi0", "s,t,d,+1",0x70000010, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2335 |
{"udi0", "s,t,+2", 0x70000010, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2336 |
{"udi0", "s,+3", 0x70000010, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2337 |
{"udi0", "+4", 0x70000010, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2338 |
{"udi1", "s,t,d,+1",0x70000011, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2339 |
{"udi1", "s,t,+2", 0x70000011, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2340 |
{"udi1", "s,+3", 0x70000011, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2341 |
{"udi1", "+4", 0x70000011, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2342 |
{"udi2", "s,t,d,+1",0x70000012, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2343 |
{"udi2", "s,t,+2", 0x70000012, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2344 |
{"udi2", "s,+3", 0x70000012, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2345 |
{"udi2", "+4", 0x70000012, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2346 |
{"udi3", "s,t,d,+1",0x70000013, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2347 |
{"udi3", "s,t,+2", 0x70000013, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2348 |
{"udi3", "s,+3", 0x70000013, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2349 |
{"udi3", "+4", 0x70000013, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2350 |
{"udi4", "s,t,d,+1",0x70000014, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2351 |
{"udi4", "s,t,+2", 0x70000014, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2352 |
{"udi4", "s,+3", 0x70000014, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2353 |
{"udi4", "+4", 0x70000014, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2354 |
{"udi5", "s,t,d,+1",0x70000015, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2355 |
{"udi5", "s,t,+2", 0x70000015, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2356 |
{"udi5", "s,+3", 0x70000015, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2357 |
{"udi5", "+4", 0x70000015, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2358 |
{"udi6", "s,t,d,+1",0x70000016, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2359 |
{"udi6", "s,t,+2", 0x70000016, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2360 |
{"udi6", "s,+3", 0x70000016, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2361 |
{"udi6", "+4", 0x70000016, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2362 |
{"udi7", "s,t,d,+1",0x70000017, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2363 |
{"udi7", "s,t,+2", 0x70000017, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2364 |
{"udi7", "s,+3", 0x70000017, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2365 |
{"udi7", "+4", 0x70000017, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2366 |
{"udi8", "s,t,d,+1",0x70000018, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2367 |
{"udi8", "s,t,+2", 0x70000018, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2368 |
{"udi8", "s,+3", 0x70000018, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2369 |
{"udi8", "+4", 0x70000018, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2370 |
{"udi9", "s,t,d,+1",0x70000019, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2371 |
{"udi9", "s,t,+2", 0x70000019, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2372 |
{"udi9", "s,+3", 0x70000019, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2373 |
{"udi9", "+4", 0x70000019, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2374 |
{"udi10", "s,t,d,+1",0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2375 |
{"udi10", "s,t,+2", 0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2376 |
{"udi10", "s,+3", 0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2377 |
{"udi10", "+4", 0x7000001a, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2378 |
{"udi11", "s,t,d,+1",0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2379 |
{"udi11", "s,t,+2", 0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2380 |
{"udi11", "s,+3", 0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2381 |
{"udi11", "+4", 0x7000001b, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2382 |
{"udi12", "s,t,d,+1",0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2383 |
{"udi12", "s,t,+2", 0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2384 |
{"udi12", "s,+3", 0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2385 |
{"udi12", "+4", 0x7000001c, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2386 |
{"udi13", "s,t,d,+1",0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2387 |
{"udi13", "s,t,+2", 0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2388 |
{"udi13", "s,+3", 0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2389 |
{"udi13", "+4", 0x7000001d, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2390 |
{"udi14", "s,t,d,+1",0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2391 |
{"udi14", "s,t,+2", 0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2392 |
{"udi14", "s,+3", 0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2393 |
{"udi14", "+4", 0x7000001e, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2394 |
{"udi15", "s,t,d,+1",0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2395 |
{"udi15", "s,t,+2", 0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2396 |
{"udi15", "s,+3", 0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2397 |
{"udi15", "+4", 0x7000001f, 0xfc00003f, WR_d|RD_s|RD_t, 0, I33 }, |
2398 |
|
2399 |
/* Coprocessor 2 move/branch operations overlap with VR5400 .ob format
|
2400 |
instructions so they are here for the latters to take precedence. */
|
2401 |
{"bc2f", "p", 0x49000000, 0xffff0000, CBD|RD_CC, 0, I1 }, |
2402 |
{"bc2f", "N,p", 0x49000000, 0xffe30000, CBD|RD_CC, 0, I32 }, |
2403 |
{"bc2fl", "p", 0x49020000, 0xffff0000, CBL|RD_CC, 0, I2|T3 }, |
2404 |
{"bc2fl", "N,p", 0x49020000, 0xffe30000, CBL|RD_CC, 0, I32 }, |
2405 |
{"bc2t", "p", 0x49010000, 0xffff0000, CBD|RD_CC, 0, I1 }, |
2406 |
{"bc2t", "N,p", 0x49010000, 0xffe30000, CBD|RD_CC, 0, I32 }, |
2407 |
{"bc2tl", "p", 0x49030000, 0xffff0000, CBL|RD_CC, 0, I2|T3 }, |
2408 |
{"bc2tl", "N,p", 0x49030000, 0xffe30000, CBL|RD_CC, 0, I32 }, |
2409 |
{"cfc2", "t,G", 0x48400000, 0xffe007ff, LCD|WR_t|RD_C2, 0, I1 }, |
2410 |
{"ctc2", "t,G", 0x48c00000, 0xffe007ff, COD|RD_t|WR_CC, 0, I1 }, |
2411 |
{"dmfc2", "t,G", 0x48200000, 0xffe007ff, LCD|WR_t|RD_C2, 0, I3 }, |
2412 |
{"dmfc2", "t,G,H", 0x48200000, 0xffe007f8, LCD|WR_t|RD_C2, 0, I64 }, |
2413 |
{"dmtc2", "t,G", 0x48a00000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC, 0, I3 }, |
2414 |
{"dmtc2", "t,G,H", 0x48a00000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC, 0, I64 }, |
2415 |
{"mfc2", "t,G", 0x48000000, 0xffe007ff, LCD|WR_t|RD_C2, 0, I1 }, |
2416 |
{"mfc2", "t,G,H", 0x48000000, 0xffe007f8, LCD|WR_t|RD_C2, 0, I32 }, |
2417 |
{"mfhc2", "t,G", 0x48600000, 0xffe007ff, LCD|WR_t|RD_C2, 0, I33 }, |
2418 |
{"mfhc2", "t,G,H", 0x48600000, 0xffe007f8, LCD|WR_t|RD_C2, 0, I33 }, |
2419 |
{"mfhc2", "t,i", 0x48600000, 0xffe00000, LCD|WR_t|RD_C2, 0, I33 }, |
2420 |
{"mtc2", "t,G", 0x48800000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC, 0, I1 }, |
2421 |
{"mtc2", "t,G,H", 0x48800000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC, 0, I32 }, |
2422 |
{"mthc2", "t,G", 0x48e00000, 0xffe007ff, COD|RD_t|WR_C2|WR_CC, 0, I33 }, |
2423 |
{"mthc2", "t,G,H", 0x48e00000, 0xffe007f8, COD|RD_t|WR_C2|WR_CC, 0, I33 }, |
2424 |
{"mthc2", "t,i", 0x48e00000, 0xffe00000, COD|RD_t|WR_C2|WR_CC, 0, I33 }, |
2425 |
|
2426 |
/* Coprocessor 3 move/branch operations overlap with MIPS IV COP1X
|
2427 |
instructions, so they are here for the latters to take precedence. */
|
2428 |
{"bc3f", "p", 0x4d000000, 0xffff0000, CBD|RD_CC, 0, I1 }, |
2429 |
{"bc3fl", "p", 0x4d020000, 0xffff0000, CBL|RD_CC, 0, I2|T3 }, |
2430 |
{"bc3t", "p", 0x4d010000, 0xffff0000, CBD|RD_CC, 0, I1 }, |
2431 |
{"bc3tl", "p", 0x4d030000, 0xffff0000, CBL|RD_CC, 0, I2|T3 }, |
2432 |
{"cfc3", "t,G", 0x4c400000, 0xffe007ff, LCD|WR_t|RD_C3, 0, I1 }, |
2433 |
{"ctc3", "t,G", 0x4cc00000, 0xffe007ff, COD|RD_t|WR_CC, 0, I1 }, |
2434 |
{"dmfc3", "t,G", 0x4c200000, 0xffe007ff, LCD|WR_t|RD_C3, 0, I3 }, |
2435 |
{"dmtc3", "t,G", 0x4ca00000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC, 0, I3 }, |
2436 |
{"mfc3", "t,G", 0x4c000000, 0xffe007ff, LCD|WR_t|RD_C3, 0, I1 }, |
2437 |
{"mfc3", "t,G,H", 0x4c000000, 0xffe007f8, LCD|WR_t|RD_C3, 0, I32 }, |
2438 |
{"mtc3", "t,G", 0x4c800000, 0xffe007ff, COD|RD_t|WR_C3|WR_CC, 0, I1 }, |
2439 |
{"mtc3", "t,G,H", 0x4c800000, 0xffe007f8, COD|RD_t|WR_C3|WR_CC, 0, I32 }, |
2440 |
|
2441 |
/* No hazard protection on coprocessor instructions--they shouldn't
|
2442 |
change the state of the processor and if they do it's up to the
|
2443 |
user to put in nops as necessary. These are at the end so that the
|
2444 |
disassembler recognizes more specific versions first. */
|
2445 |
{"c0", "C", 0x42000000, 0xfe000000, 0, 0, I1 }, |
2446 |
{"c1", "C", 0x46000000, 0xfe000000, 0, 0, I1 }, |
2447 |
{"c2", "C", 0x4a000000, 0xfe000000, 0, 0, I1 }, |
2448 |
{"c3", "C", 0x4e000000, 0xfe000000, 0, 0, I1 }, |
2449 |
{"cop0", "C", 0, (int) M_COP0, INSN_MACRO, 0, I1 }, |
2450 |
{"cop1", "C", 0, (int) M_COP1, INSN_MACRO, 0, I1 }, |
2451 |
{"cop2", "C", 0, (int) M_COP2, INSN_MACRO, 0, I1 }, |
2452 |
{"cop3", "C", 0, (int) M_COP3, INSN_MACRO, 0, I1 }, |
2453 |
/* Conflicts with the 4650's "mul" instruction. Nobody's using the
|
2454 |
4010 any more, so move this insn out of the way. If the object
|
2455 |
format gave us more info, we could do this right. */
|
2456 |
{"addciu", "t,r,j", 0x70000000, 0xfc000000, WR_t|RD_s, 0, L1 }, |
2457 |
/* MIPS DSP ASE */
|
2458 |
{"absq_s.ph", "d,t", 0x7c000252, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2459 |
{"absq_s.pw", "d,t", 0x7c000456, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2460 |
{"absq_s.qh", "d,t", 0x7c000256, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2461 |
{"absq_s.w", "d,t", 0x7c000452, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2462 |
{"addq.ph", "d,s,t", 0x7c000290, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2463 |
{"addq.pw", "d,s,t", 0x7c000494, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2464 |
{"addq.qh", "d,s,t", 0x7c000294, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2465 |
{"addq_s.ph", "d,s,t", 0x7c000390, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2466 |
{"addq_s.pw", "d,s,t", 0x7c000594, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2467 |
{"addq_s.qh", "d,s,t", 0x7c000394, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2468 |
{"addq_s.w", "d,s,t", 0x7c000590, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2469 |
{"addsc", "d,s,t", 0x7c000410, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2470 |
{"addu.ob", "d,s,t", 0x7c000014, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2471 |
{"addu.qb", "d,s,t", 0x7c000010, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2472 |
{"addu_s.ob", "d,s,t", 0x7c000114, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2473 |
{"addu_s.qb", "d,s,t", 0x7c000110, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2474 |
{"addwc", "d,s,t", 0x7c000450, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2475 |
{"bitrev", "d,t", 0x7c0006d2, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2476 |
{"bposge32", "p", 0x041c0000, 0xffff0000, CBD, 0, D32 }, |
2477 |
{"bposge64", "p", 0x041d0000, 0xffff0000, CBD, 0, D64 }, |
2478 |
{"cmp.eq.ph", "s,t", 0x7c000211, 0xfc00ffff, RD_s|RD_t, 0, D32 }, |
2479 |
{"cmp.eq.pw", "s,t", 0x7c000415, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2480 |
{"cmp.eq.qh", "s,t", 0x7c000215, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2481 |
{"cmpgu.eq.ob", "d,s,t", 0x7c000115, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2482 |
{"cmpgu.eq.qb", "d,s,t", 0x7c000111, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2483 |
{"cmpgu.le.ob", "d,s,t", 0x7c000195, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2484 |
{"cmpgu.le.qb", "d,s,t", 0x7c000191, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2485 |
{"cmpgu.lt.ob", "d,s,t", 0x7c000155, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2486 |
{"cmpgu.lt.qb", "d,s,t", 0x7c000151, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2487 |
{"cmp.le.ph", "s,t", 0x7c000291, 0xfc00ffff, RD_s|RD_t, 0, D32 }, |
2488 |
{"cmp.le.pw", "s,t", 0x7c000495, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2489 |
{"cmp.le.qh", "s,t", 0x7c000295, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2490 |
{"cmp.lt.ph", "s,t", 0x7c000251, 0xfc00ffff, RD_s|RD_t, 0, D32 }, |
2491 |
{"cmp.lt.pw", "s,t", 0x7c000455, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2492 |
{"cmp.lt.qh", "s,t", 0x7c000255, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2493 |
{"cmpu.eq.ob", "s,t", 0x7c000015, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2494 |
{"cmpu.eq.qb", "s,t", 0x7c000011, 0xfc00ffff, RD_s|RD_t, 0, D32 }, |
2495 |
{"cmpu.le.ob", "s,t", 0x7c000095, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2496 |
{"cmpu.le.qb", "s,t", 0x7c000091, 0xfc00ffff, RD_s|RD_t, 0, D32 }, |
2497 |
{"cmpu.lt.ob", "s,t", 0x7c000055, 0xfc00ffff, RD_s|RD_t, 0, D64 }, |
2498 |
{"cmpu.lt.qb", "s,t", 0x7c000051, 0xfc00ffff, RD_s|RD_t, 0, D32 }, |
2499 |
{"dextpdp", "t,7,6", 0x7c0002bc, 0xfc00e7ff, WR_t|RD_a|DSP_VOLA, 0, D64 }, |
2500 |
{"dextpdpv", "t,7,s", 0x7c0002fc, 0xfc00e7ff, WR_t|RD_a|RD_s|DSP_VOLA, 0, D64 }, |
2501 |
{"dextp", "t,7,6", 0x7c0000bc, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2502 |
{"dextpv", "t,7,s", 0x7c0000fc, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2503 |
{"dextr.l", "t,7,6", 0x7c00043c, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2504 |
{"dextr_r.l", "t,7,6", 0x7c00053c, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2505 |
{"dextr_rs.l", "t,7,6", 0x7c0005bc, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2506 |
{"dextr_rs.w", "t,7,6", 0x7c0001bc, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2507 |
{"dextr_r.w", "t,7,6", 0x7c00013c, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2508 |
{"dextr_s.h", "t,7,6", 0x7c0003bc, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2509 |
{"dextrv.l", "t,7,s", 0x7c00047c, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2510 |
{"dextrv_r.l", "t,7,s", 0x7c00057c, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2511 |
{"dextrv_rs.l", "t,7,s", 0x7c0005fc, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2512 |
{"dextrv_rs.w", "t,7,s", 0x7c0001fc, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2513 |
{"dextrv_r.w", "t,7,s", 0x7c00017c, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2514 |
{"dextrv_s.h", "t,7,s", 0x7c0003fc, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2515 |
{"dextrv.w", "t,7,s", 0x7c00007c, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D64 }, |
2516 |
{"dextr.w", "t,7,6", 0x7c00003c, 0xfc00e7ff, WR_t|RD_a, 0, D64 }, |
2517 |
{"dinsv", "t,s", 0x7c00000d, 0xfc00ffff, WR_t|RD_s, 0, D64 }, |
2518 |
{"dmadd", "7,s,t", 0x7c000674, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2519 |
{"dmaddu", "7,s,t", 0x7c000774, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2520 |
{"dmsub", "7,s,t", 0x7c0006f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2521 |
{"dmsubu", "7,s,t", 0x7c0007f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2522 |
{"dmthlip", "s,7", 0x7c0007fc, 0xfc1fe7ff, RD_s|MOD_a|DSP_VOLA, 0, D64 }, |
2523 |
{"dpaq_sa.l.pw", "7,s,t", 0x7c000334, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2524 |
{"dpaq_sa.l.w", "7,s,t", 0x7c000330, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2525 |
{"dpaq_s.w.ph", "7,s,t", 0x7c000130, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2526 |
{"dpaq_s.w.qh", "7,s,t", 0x7c000134, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2527 |
{"dpau.h.obl", "7,s,t", 0x7c0000f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2528 |
{"dpau.h.obr", "7,s,t", 0x7c0001f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2529 |
{"dpau.h.qbl", "7,s,t", 0x7c0000f0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2530 |
{"dpau.h.qbr", "7,s,t", 0x7c0001f0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2531 |
{"dpsq_sa.l.pw", "7,s,t", 0x7c000374, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2532 |
{"dpsq_sa.l.w", "7,s,t", 0x7c000370, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2533 |
{"dpsq_s.w.ph", "7,s,t", 0x7c000170, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2534 |
{"dpsq_s.w.qh", "7,s,t", 0x7c000174, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2535 |
{"dpsu.h.obl", "7,s,t", 0x7c0002f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2536 |
{"dpsu.h.obr", "7,s,t", 0x7c0003f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2537 |
{"dpsu.h.qbl", "7,s,t", 0x7c0002f0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2538 |
{"dpsu.h.qbr", "7,s,t", 0x7c0003f0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2539 |
{"dshilo", "7,:", 0x7c0006bc, 0xfc07e7ff, MOD_a, 0, D64 }, |
2540 |
{"dshilov", "7,s", 0x7c0006fc, 0xfc1fe7ff, MOD_a|RD_s, 0, D64 }, |
2541 |
{"extpdp", "t,7,6", 0x7c0002b8, 0xfc00e7ff, WR_t|RD_a|DSP_VOLA, 0, D32 }, |
2542 |
{"extpdpv", "t,7,s", 0x7c0002f8, 0xfc00e7ff, WR_t|RD_a|RD_s|DSP_VOLA, 0, D32 }, |
2543 |
{"extp", "t,7,6", 0x7c0000b8, 0xfc00e7ff, WR_t|RD_a, 0, D32 }, |
2544 |
{"extpv", "t,7,s", 0x7c0000f8, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D32 }, |
2545 |
{"extr_rs.w", "t,7,6", 0x7c0001b8, 0xfc00e7ff, WR_t|RD_a, 0, D32 }, |
2546 |
{"extr_r.w", "t,7,6", 0x7c000138, 0xfc00e7ff, WR_t|RD_a, 0, D32 }, |
2547 |
{"extr_s.h", "t,7,6", 0x7c0003b8, 0xfc00e7ff, WR_t|RD_a, 0, D32 }, |
2548 |
{"extrv_rs.w", "t,7,s", 0x7c0001f8, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D32 }, |
2549 |
{"extrv_r.w", "t,7,s", 0x7c000178, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D32 }, |
2550 |
{"extrv_s.h", "t,7,s", 0x7c0003f8, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D32 }, |
2551 |
{"extrv.w", "t,7,s", 0x7c000078, 0xfc00e7ff, WR_t|RD_a|RD_s, 0, D32 }, |
2552 |
{"extr.w", "t,7,6", 0x7c000038, 0xfc00e7ff, WR_t|RD_a, 0, D32 }, |
2553 |
{"insv", "t,s", 0x7c00000c, 0xfc00ffff, WR_t|RD_s, 0, D32 }, |
2554 |
{"lbux", "d,t(b)", 0x7c00018a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b, 0, D32 }, |
2555 |
{"ldx", "d,t(b)", 0x7c00020a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b, 0, D64 }, |
2556 |
{"lhx", "d,t(b)", 0x7c00010a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b, 0, D32 }, |
2557 |
{"lwx", "d,t(b)", 0x7c00000a, 0xfc0007ff, LDD|WR_d|RD_t|RD_b, 0, D32 }, |
2558 |
{"maq_sa.w.phl", "7,s,t", 0x7c000430, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2559 |
{"maq_sa.w.phr", "7,s,t", 0x7c0004b0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2560 |
{"maq_sa.w.qhll", "7,s,t", 0x7c000434, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2561 |
{"maq_sa.w.qhlr", "7,s,t", 0x7c000474, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2562 |
{"maq_sa.w.qhrl", "7,s,t", 0x7c0004b4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2563 |
{"maq_sa.w.qhrr", "7,s,t", 0x7c0004f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2564 |
{"maq_s.l.pwl", "7,s,t", 0x7c000734, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2565 |
{"maq_s.l.pwr", "7,s,t", 0x7c0007b4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2566 |
{"maq_s.w.phl", "7,s,t", 0x7c000530, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2567 |
{"maq_s.w.phr", "7,s,t", 0x7c0005b0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2568 |
{"maq_s.w.qhll", "7,s,t", 0x7c000534, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2569 |
{"maq_s.w.qhlr", "7,s,t", 0x7c000574, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2570 |
{"maq_s.w.qhrl", "7,s,t", 0x7c0005b4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2571 |
{"maq_s.w.qhrr", "7,s,t", 0x7c0005f4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2572 |
{"modsub", "d,s,t", 0x7c000490, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2573 |
{"mthlip", "s,7", 0x7c0007f8, 0xfc1fe7ff, RD_s|MOD_a|DSP_VOLA, 0, D32 }, |
2574 |
{"muleq_s.pw.qhl", "d,s,t", 0x7c000714, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D64 }, |
2575 |
{"muleq_s.pw.qhr", "d,s,t", 0x7c000754, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D64 }, |
2576 |
{"muleq_s.w.phl", "d,s,t", 0x7c000710, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D32 }, |
2577 |
{"muleq_s.w.phr", "d,s,t", 0x7c000750, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D32 }, |
2578 |
{"muleu_s.ph.qbl", "d,s,t", 0x7c000190, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D32 }, |
2579 |
{"muleu_s.ph.qbr", "d,s,t", 0x7c0001d0, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D32 }, |
2580 |
{"muleu_s.qh.obl", "d,s,t", 0x7c000194, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D64 }, |
2581 |
{"muleu_s.qh.obr", "d,s,t", 0x7c0001d4, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D64 }, |
2582 |
{"mulq_rs.ph", "d,s,t", 0x7c0007d0, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D32 }, |
2583 |
{"mulq_rs.qh", "d,s,t", 0x7c0007d4, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D64 }, |
2584 |
{"mulsaq_s.l.pw", "7,s,t", 0x7c0003b4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2585 |
{"mulsaq_s.w.ph", "7,s,t", 0x7c0001b0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D32 }, |
2586 |
{"mulsaq_s.w.qh", "7,s,t", 0x7c0001b4, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D64 }, |
2587 |
{"packrl.ph", "d,s,t", 0x7c000391, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2588 |
{"packrl.pw", "d,s,t", 0x7c000395, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2589 |
{"pick.ob", "d,s,t", 0x7c0000d5, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2590 |
{"pick.ph", "d,s,t", 0x7c0002d1, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2591 |
{"pick.pw", "d,s,t", 0x7c0004d5, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2592 |
{"pick.qb", "d,s,t", 0x7c0000d1, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2593 |
{"pick.qh", "d,s,t", 0x7c0002d5, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2594 |
{"preceq.pw.qhla", "d,t", 0x7c000396, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2595 |
{"preceq.pw.qhl", "d,t", 0x7c000316, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2596 |
{"preceq.pw.qhra", "d,t", 0x7c0003d6, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2597 |
{"preceq.pw.qhr", "d,t", 0x7c000356, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2598 |
{"preceq.s.l.pwl", "d,t", 0x7c000516, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2599 |
{"preceq.s.l.pwr", "d,t", 0x7c000556, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2600 |
{"precequ.ph.qbla", "d,t", 0x7c000192, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2601 |
{"precequ.ph.qbl", "d,t", 0x7c000112, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2602 |
{"precequ.ph.qbra", "d,t", 0x7c0001d2, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2603 |
{"precequ.ph.qbr", "d,t", 0x7c000152, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2604 |
{"precequ.pw.qhla", "d,t", 0x7c000196, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2605 |
{"precequ.pw.qhl", "d,t", 0x7c000116, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2606 |
{"precequ.pw.qhra", "d,t", 0x7c0001d6, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2607 |
{"precequ.pw.qhr", "d,t", 0x7c000156, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2608 |
{"preceq.w.phl", "d,t", 0x7c000312, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2609 |
{"preceq.w.phr", "d,t", 0x7c000352, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2610 |
{"preceu.ph.qbla", "d,t", 0x7c000792, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2611 |
{"preceu.ph.qbl", "d,t", 0x7c000712, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2612 |
{"preceu.ph.qbra", "d,t", 0x7c0007d2, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2613 |
{"preceu.ph.qbr", "d,t", 0x7c000752, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2614 |
{"preceu.qh.obla", "d,t", 0x7c000796, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2615 |
{"preceu.qh.obl", "d,t", 0x7c000716, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2616 |
{"preceu.qh.obra", "d,t", 0x7c0007d6, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2617 |
{"preceu.qh.obr", "d,t", 0x7c000756, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2618 |
{"precrq.ob.qh", "d,s,t", 0x7c000315, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2619 |
{"precrq.ph.w", "d,s,t", 0x7c000511, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2620 |
{"precrq.pw.l", "d,s,t", 0x7c000715, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2621 |
{"precrq.qb.ph", "d,s,t", 0x7c000311, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2622 |
{"precrq.qh.pw", "d,s,t", 0x7c000515, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2623 |
{"precrq_rs.ph.w", "d,s,t", 0x7c000551, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2624 |
{"precrq_rs.qh.pw", "d,s,t", 0x7c000555, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2625 |
{"precrqu_s.ob.qh", "d,s,t", 0x7c0003d5, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2626 |
{"precrqu_s.qb.ph", "d,s,t", 0x7c0003d1, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2627 |
{"raddu.l.ob", "d,s", 0x7c000514, 0xfc1f07ff, WR_d|RD_s, 0, D64 }, |
2628 |
{"raddu.w.qb", "d,s", 0x7c000510, 0xfc1f07ff, WR_d|RD_s, 0, D32 }, |
2629 |
{"rddsp", "d", 0x7fff04b8, 0xffff07ff, WR_d, 0, D32 }, |
2630 |
{"rddsp", "d,'", 0x7c0004b8, 0xffc007ff, WR_d, 0, D32 }, |
2631 |
{"repl.ob", "d,5", 0x7c000096, 0xff0007ff, WR_d, 0, D64 }, |
2632 |
{"repl.ph", "d,@", 0x7c000292, 0xfc0007ff, WR_d, 0, D32 }, |
2633 |
{"repl.pw", "d,@", 0x7c000496, 0xfc0007ff, WR_d, 0, D64 }, |
2634 |
{"repl.qb", "d,5", 0x7c000092, 0xff0007ff, WR_d, 0, D32 }, |
2635 |
{"repl.qh", "d,@", 0x7c000296, 0xfc0007ff, WR_d, 0, D64 }, |
2636 |
{"replv.ob", "d,t", 0x7c0000d6, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2637 |
{"replv.ph", "d,t", 0x7c0002d2, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2638 |
{"replv.pw", "d,t", 0x7c0004d6, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2639 |
{"replv.qb", "d,t", 0x7c0000d2, 0xffe007ff, WR_d|RD_t, 0, D32 }, |
2640 |
{"replv.qh", "d,t", 0x7c0002d6, 0xffe007ff, WR_d|RD_t, 0, D64 }, |
2641 |
{"shilo", "7,0", 0x7c0006b8, 0xfc0fe7ff, MOD_a, 0, D32 }, |
2642 |
{"shilov", "7,s", 0x7c0006f8, 0xfc1fe7ff, MOD_a|RD_s, 0, D32 }, |
2643 |
{"shll.ob", "d,t,3", 0x7c000017, 0xff0007ff, WR_d|RD_t, 0, D64 }, |
2644 |
{"shll.ph", "d,t,4", 0x7c000213, 0xfe0007ff, WR_d|RD_t, 0, D32 }, |
2645 |
{"shll.pw", "d,t,6", 0x7c000417, 0xfc0007ff, WR_d|RD_t, 0, D64 }, |
2646 |
{"shll.qb", "d,t,3", 0x7c000013, 0xff0007ff, WR_d|RD_t, 0, D32 }, |
2647 |
{"shll.qh", "d,t,4", 0x7c000217, 0xfe0007ff, WR_d|RD_t, 0, D64 }, |
2648 |
{"shll_s.ph", "d,t,4", 0x7c000313, 0xfe0007ff, WR_d|RD_t, 0, D32 }, |
2649 |
{"shll_s.pw", "d,t,6", 0x7c000517, 0xfc0007ff, WR_d|RD_t, 0, D64 }, |
2650 |
{"shll_s.qh", "d,t,4", 0x7c000317, 0xfe0007ff, WR_d|RD_t, 0, D64 }, |
2651 |
{"shll_s.w", "d,t,6", 0x7c000513, 0xfc0007ff, WR_d|RD_t, 0, D32 }, |
2652 |
{"shllv.ob", "d,t,s", 0x7c000097, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2653 |
{"shllv.ph", "d,t,s", 0x7c000293, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2654 |
{"shllv.pw", "d,t,s", 0x7c000497, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2655 |
{"shllv.qb", "d,t,s", 0x7c000093, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2656 |
{"shllv.qh", "d,t,s", 0x7c000297, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2657 |
{"shllv_s.ph", "d,t,s", 0x7c000393, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2658 |
{"shllv_s.pw", "d,t,s", 0x7c000597, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2659 |
{"shllv_s.qh", "d,t,s", 0x7c000397, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2660 |
{"shllv_s.w", "d,t,s", 0x7c000593, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2661 |
{"shra.ph", "d,t,4", 0x7c000253, 0xfe0007ff, WR_d|RD_t, 0, D32 }, |
2662 |
{"shra.pw", "d,t,6", 0x7c000457, 0xfc0007ff, WR_d|RD_t, 0, D64 }, |
2663 |
{"shra.qh", "d,t,4", 0x7c000257, 0xfe0007ff, WR_d|RD_t, 0, D64 }, |
2664 |
{"shra_r.ph", "d,t,4", 0x7c000353, 0xfe0007ff, WR_d|RD_t, 0, D32 }, |
2665 |
{"shra_r.pw", "d,t,6", 0x7c000557, 0xfc0007ff, WR_d|RD_t, 0, D64 }, |
2666 |
{"shra_r.qh", "d,t,4", 0x7c000357, 0xfe0007ff, WR_d|RD_t, 0, D64 }, |
2667 |
{"shra_r.w", "d,t,6", 0x7c000553, 0xfc0007ff, WR_d|RD_t, 0, D32 }, |
2668 |
{"shrav.ph", "d,t,s", 0x7c0002d3, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2669 |
{"shrav.pw", "d,t,s", 0x7c0004d7, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2670 |
{"shrav.qh", "d,t,s", 0x7c0002d7, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2671 |
{"shrav_r.ph", "d,t,s", 0x7c0003d3, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2672 |
{"shrav_r.pw", "d,t,s", 0x7c0005d7, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2673 |
{"shrav_r.qh", "d,t,s", 0x7c0003d7, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2674 |
{"shrav_r.w", "d,t,s", 0x7c0005d3, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2675 |
{"shrl.ob", "d,t,3", 0x7c000057, 0xff0007ff, WR_d|RD_t, 0, D64 }, |
2676 |
{"shrl.qb", "d,t,3", 0x7c000053, 0xff0007ff, WR_d|RD_t, 0, D32 }, |
2677 |
{"shrlv.ob", "d,t,s", 0x7c0000d7, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2678 |
{"shrlv.qb", "d,t,s", 0x7c0000d3, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2679 |
{"subq.ph", "d,s,t", 0x7c0002d0, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2680 |
{"subq.pw", "d,s,t", 0x7c0004d4, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2681 |
{"subq.qh", "d,s,t", 0x7c0002d4, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2682 |
{"subq_s.ph", "d,s,t", 0x7c0003d0, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2683 |
{"subq_s.pw", "d,s,t", 0x7c0005d4, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2684 |
{"subq_s.qh", "d,s,t", 0x7c0003d4, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2685 |
{"subq_s.w", "d,s,t", 0x7c0005d0, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2686 |
{"subu.ob", "d,s,t", 0x7c000054, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2687 |
{"subu.qb", "d,s,t", 0x7c000050, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2688 |
{"subu_s.ob", "d,s,t", 0x7c000154, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D64 }, |
2689 |
{"subu_s.qb", "d,s,t", 0x7c000150, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D32 }, |
2690 |
{"wrdsp", "s", 0x7c1ffcf8, 0xfc1fffff, RD_s|DSP_VOLA, 0, D32 }, |
2691 |
{"wrdsp", "s,8", 0x7c0004f8, 0xfc1e07ff, RD_s|DSP_VOLA, 0, D32 }, |
2692 |
/* MIPS DSP ASE Rev2 */
|
2693 |
{"absq_s.qb", "d,t", 0x7c000052, 0xffe007ff, WR_d|RD_t, 0, D33 }, |
2694 |
{"addu.ph", "d,s,t", 0x7c000210, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2695 |
{"addu_s.ph", "d,s,t", 0x7c000310, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2696 |
{"adduh.qb", "d,s,t", 0x7c000018, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2697 |
{"adduh_r.qb", "d,s,t", 0x7c000098, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2698 |
{"append", "t,s,h", 0x7c000031, 0xfc0007ff, WR_t|RD_t|RD_s, 0, D33 }, |
2699 |
{"balign", "t,s,I", 0, (int) M_BALIGN, INSN_MACRO, 0, D33 }, |
2700 |
{"balign", "t,s,2", 0x7c000431, 0xfc00e7ff, WR_t|RD_t|RD_s, 0, D33 }, |
2701 |
{"cmpgdu.eq.qb", "d,s,t", 0x7c000611, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2702 |
{"cmpgdu.lt.qb", "d,s,t", 0x7c000651, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2703 |
{"cmpgdu.le.qb", "d,s,t", 0x7c000691, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2704 |
{"dpa.w.ph", "7,s,t", 0x7c000030, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2705 |
{"dps.w.ph", "7,s,t", 0x7c000070, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2706 |
{"mul.ph", "d,s,t", 0x7c000318, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D33 }, |
2707 |
{"mul_s.ph", "d,s,t", 0x7c000398, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D33 }, |
2708 |
{"mulq_rs.w", "d,s,t", 0x7c0005d8, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D33 }, |
2709 |
{"mulq_s.ph", "d,s,t", 0x7c000790, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D33 }, |
2710 |
{"mulq_s.w", "d,s,t", 0x7c000598, 0xfc0007ff, WR_d|RD_s|RD_t|WR_HILO, 0, D33 }, |
2711 |
{"mulsa.w.ph", "7,s,t", 0x7c0000b0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2712 |
{"precr.qb.ph", "d,s,t", 0x7c000351, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2713 |
{"precr_sra.ph.w", "t,s,h", 0x7c000791, 0xfc0007ff, WR_t|RD_t|RD_s, 0, D33 }, |
2714 |
{"precr_sra_r.ph.w", "t,s,h", 0x7c0007d1, 0xfc0007ff, WR_t|RD_t|RD_s, 0, D33 }, |
2715 |
{"prepend", "t,s,h", 0x7c000071, 0xfc0007ff, WR_t|RD_t|RD_s, 0, D33 }, |
2716 |
{"shra.qb", "d,t,3", 0x7c000113, 0xff0007ff, WR_d|RD_t, 0, D33 }, |
2717 |
{"shra_r.qb", "d,t,3", 0x7c000153, 0xff0007ff, WR_d|RD_t, 0, D33 }, |
2718 |
{"shrav.qb", "d,t,s", 0x7c000193, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2719 |
{"shrav_r.qb", "d,t,s", 0x7c0001d3, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2720 |
{"shrl.ph", "d,t,4", 0x7c000653, 0xfe0007ff, WR_d|RD_t, 0, D33 }, |
2721 |
{"shrlv.ph", "d,t,s", 0x7c0006d3, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2722 |
{"subu.ph", "d,s,t", 0x7c000250, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2723 |
{"subu_s.ph", "d,s,t", 0x7c000350, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2724 |
{"subuh.qb", "d,s,t", 0x7c000058, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2725 |
{"subuh_r.qb", "d,s,t", 0x7c0000d8, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2726 |
{"addqh.ph", "d,s,t", 0x7c000218, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2727 |
{"addqh_r.ph", "d,s,t", 0x7c000298, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2728 |
{"addqh.w", "d,s,t", 0x7c000418, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2729 |
{"addqh_r.w", "d,s,t", 0x7c000498, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2730 |
{"subqh.ph", "d,s,t", 0x7c000258, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2731 |
{"subqh_r.ph", "d,s,t", 0x7c0002d8, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2732 |
{"subqh.w", "d,s,t", 0x7c000458, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2733 |
{"subqh_r.w", "d,s,t", 0x7c0004d8, 0xfc0007ff, WR_d|RD_s|RD_t, 0, D33 }, |
2734 |
{"dpax.w.ph", "7,s,t", 0x7c000230, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2735 |
{"dpsx.w.ph", "7,s,t", 0x7c000270, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2736 |
{"dpaqx_s.w.ph", "7,s,t", 0x7c000630, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2737 |
{"dpaqx_sa.w.ph", "7,s,t", 0x7c0006b0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2738 |
{"dpsqx_s.w.ph", "7,s,t", 0x7c000670, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2739 |
{"dpsqx_sa.w.ph", "7,s,t", 0x7c0006f0, 0xfc00e7ff, MOD_a|RD_s|RD_t, 0, D33 }, |
2740 |
/* Move bc0* after mftr and mttr to avoid opcode collision. */
|
2741 |
{"bc0f", "p", 0x41000000, 0xffff0000, CBD|RD_CC, 0, I1 }, |
2742 |
{"bc0fl", "p", 0x41020000, 0xffff0000, CBL|RD_CC, 0, I2|T3 }, |
2743 |
{"bc0t", "p", 0x41010000, 0xffff0000, CBD|RD_CC, 0, I1 }, |
2744 |
{"bc0tl", "p", 0x41030000, 0xffff0000, CBL|RD_CC, 0, I2|T3 }, |
2745 |
}; |
2746 |
|
2747 |
#define MIPS_NUM_OPCODES \
|
2748 |
((sizeof mips_builtin_opcodes) / (sizeof (mips_builtin_opcodes[0]))) |
2749 |
const int bfd_mips_num_builtin_opcodes = MIPS_NUM_OPCODES; |
2750 |
|
2751 |
/* const removed from the following to allow for dynamic extensions to the
|
2752 |
* built-in instruction set. */
|
2753 |
struct mips_opcode *mips_opcodes =
|
2754 |
(struct mips_opcode *) mips_builtin_opcodes;
|
2755 |
int bfd_mips_num_opcodes = MIPS_NUM_OPCODES;
|
2756 |
#undef MIPS_NUM_OPCODES
|
2757 |
|
2758 |
/* Mips instructions are at maximum this many bytes long. */
|
2759 |
#define INSNLEN 4 |
2760 |
|
2761 |
|
2762 |
/* FIXME: These should be shared with gdb somehow. */
|
2763 |
|
2764 |
struct mips_cp0sel_name
|
2765 |
{ |
2766 |
unsigned int cp0reg; |
2767 |
unsigned int sel; |
2768 |
const char * const name; |
2769 |
}; |
2770 |
|
2771 |
/* The mips16 registers. */
|
2772 |
static const unsigned int mips16_to_32_reg_map[] = |
2773 |
{ |
2774 |
16, 17, 2, 3, 4, 5, 6, 7 |
2775 |
}; |
2776 |
|
2777 |
#define mips16_reg_names(rn) mips_gpr_names[mips16_to_32_reg_map[rn]]
|
2778 |
|
2779 |
|
2780 |
static const char * const mips_gpr_names_numeric[32] = |
2781 |
{ |
2782 |
"$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7", |
2783 |
"$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15", |
2784 |
"$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23", |
2785 |
"$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31" |
2786 |
}; |
2787 |
|
2788 |
static const char * const mips_gpr_names_oldabi[32] = |
2789 |
{ |
2790 |
"zero", "at", "v0", "v1", "a0", "a1", "a2", "a3", |
2791 |
"t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7", |
2792 |
"s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", |
2793 |
"t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra" |
2794 |
}; |
2795 |
|
2796 |
static const char * const mips_gpr_names_newabi[32] = |
2797 |
{ |
2798 |
"zero", "at", "v0", "v1", "a0", "a1", "a2", "a3", |
2799 |
"a4", "a5", "a6", "a7", "t0", "t1", "t2", "t3", |
2800 |
"s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", |
2801 |
"t8", "t9", "k0", "k1", "gp", "sp", "s8", "ra" |
2802 |
}; |
2803 |
|
2804 |
static const char * const mips_fpr_names_numeric[32] = |
2805 |
{ |
2806 |
"$f0", "$f1", "$f2", "$f3", "$f4", "$f5", "$f6", "$f7", |
2807 |
"$f8", "$f9", "$f10", "$f11", "$f12", "$f13", "$f14", "$f15", |
2808 |
"$f16", "$f17", "$f18", "$f19", "$f20", "$f21", "$f22", "$f23", |
2809 |
"$f24", "$f25", "$f26", "$f27", "$f28", "$f29", "$f30", "$f31" |
2810 |
}; |
2811 |
|
2812 |
static const char * const mips_fpr_names_32[32] = |
2813 |
{ |
2814 |
"fv0", "fv0f", "fv1", "fv1f", "ft0", "ft0f", "ft1", "ft1f", |
2815 |
"ft2", "ft2f", "ft3", "ft3f", "fa0", "fa0f", "fa1", "fa1f", |
2816 |
"ft4", "ft4f", "ft5", "ft5f", "fs0", "fs0f", "fs1", "fs1f", |
2817 |
"fs2", "fs2f", "fs3", "fs3f", "fs4", "fs4f", "fs5", "fs5f" |
2818 |
}; |
2819 |
|
2820 |
static const char * const mips_fpr_names_n32[32] = |
2821 |
{ |
2822 |
"fv0", "ft14", "fv1", "ft15", "ft0", "ft1", "ft2", "ft3", |
2823 |
"ft4", "ft5", "ft6", "ft7", "fa0", "fa1", "fa2", "fa3", |
2824 |
"fa4", "fa5", "fa6", "fa7", "fs0", "ft8", "fs1", "ft9", |
2825 |
"fs2", "ft10", "fs3", "ft11", "fs4", "ft12", "fs5", "ft13" |
2826 |
}; |
2827 |
|
2828 |
static const char * const mips_fpr_names_64[32] = |
2829 |
{ |
2830 |
"fv0", "ft12", "fv1", "ft13", "ft0", "ft1", "ft2", "ft3", |
2831 |
"ft4", "ft5", "ft6", "ft7", "fa0", "fa1", "fa2", "fa3", |
2832 |
"fa4", "fa5", "fa6", "fa7", "ft8", "ft9", "ft10", "ft11", |
2833 |
"fs0", "fs1", "fs2", "fs3", "fs4", "fs5", "fs6", "fs7" |
2834 |
}; |
2835 |
|
2836 |
static const char * const mips_cp0_names_numeric[32] = |
2837 |
{ |
2838 |
"$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7", |
2839 |
"$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15", |
2840 |
"$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23", |
2841 |
"$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31" |
2842 |
}; |
2843 |
|
2844 |
static const char * const mips_cp0_names_mips3264[32] = |
2845 |
{ |
2846 |
"c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1", |
2847 |
"c0_context", "c0_pagemask", "c0_wired", "$7", |
2848 |
"c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare", |
2849 |
"c0_status", "c0_cause", "c0_epc", "c0_prid", |
2850 |
"c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi", |
2851 |
"c0_xcontext", "$21", "$22", "c0_debug", |
2852 |
"c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr", |
2853 |
"c0_taglo", "c0_taghi", "c0_errorepc", "c0_desave", |
2854 |
}; |
2855 |
|
2856 |
static const struct mips_cp0sel_name mips_cp0sel_names_mips3264[] = |
2857 |
{ |
2858 |
{ 4, 1, "c0_contextconfig" }, |
2859 |
{ 0, 1, "c0_mvpcontrol" }, |
2860 |
{ 0, 2, "c0_mvpconf0" }, |
2861 |
{ 0, 3, "c0_mvpconf1" }, |
2862 |
{ 1, 1, "c0_vpecontrol" }, |
2863 |
{ 1, 2, "c0_vpeconf0" }, |
2864 |
{ 1, 3, "c0_vpeconf1" }, |
2865 |
{ 1, 4, "c0_yqmask" }, |
2866 |
{ 1, 5, "c0_vpeschedule" }, |
2867 |
{ 1, 6, "c0_vpeschefback" }, |
2868 |
{ 2, 1, "c0_tcstatus" }, |
2869 |
{ 2, 2, "c0_tcbind" }, |
2870 |
{ 2, 3, "c0_tcrestart" }, |
2871 |
{ 2, 4, "c0_tchalt" }, |
2872 |
{ 2, 5, "c0_tccontext" }, |
2873 |
{ 2, 6, "c0_tcschedule" }, |
2874 |
{ 2, 7, "c0_tcschefback" }, |
2875 |
{ 5, 1, "c0_pagegrain" }, |
2876 |
{ 6, 1, "c0_srsconf0" }, |
2877 |
{ 6, 2, "c0_srsconf1" }, |
2878 |
{ 6, 3, "c0_srsconf2" }, |
2879 |
{ 6, 4, "c0_srsconf3" }, |
2880 |
{ 6, 5, "c0_srsconf4" }, |
2881 |
{ 12, 1, "c0_intctl" }, |
2882 |
{ 12, 2, "c0_srsctl" }, |
2883 |
{ 12, 3, "c0_srsmap" }, |
2884 |
{ 15, 1, "c0_ebase" }, |
2885 |
{ 16, 1, "c0_config1" }, |
2886 |
{ 16, 2, "c0_config2" }, |
2887 |
{ 16, 3, "c0_config3" }, |
2888 |
{ 18, 1, "c0_watchlo,1" }, |
2889 |
{ 18, 2, "c0_watchlo,2" }, |
2890 |
{ 18, 3, "c0_watchlo,3" }, |
2891 |
{ 18, 4, "c0_watchlo,4" }, |
2892 |
{ 18, 5, "c0_watchlo,5" }, |
2893 |
{ 18, 6, "c0_watchlo,6" }, |
2894 |
{ 18, 7, "c0_watchlo,7" }, |
2895 |
{ 19, 1, "c0_watchhi,1" }, |
2896 |
{ 19, 2, "c0_watchhi,2" }, |
2897 |
{ 19, 3, "c0_watchhi,3" }, |
2898 |
{ 19, 4, "c0_watchhi,4" }, |
2899 |
{ 19, 5, "c0_watchhi,5" }, |
2900 |
{ 19, 6, "c0_watchhi,6" }, |
2901 |
{ 19, 7, "c0_watchhi,7" }, |
2902 |
{ 23, 1, "c0_tracecontrol" }, |
2903 |
{ 23, 2, "c0_tracecontrol2" }, |
2904 |
{ 23, 3, "c0_usertracedata" }, |
2905 |
{ 23, 4, "c0_tracebpc" }, |
2906 |
{ 25, 1, "c0_perfcnt,1" }, |
2907 |
{ 25, 2, "c0_perfcnt,2" }, |
2908 |
{ 25, 3, "c0_perfcnt,3" }, |
2909 |
{ 25, 4, "c0_perfcnt,4" }, |
2910 |
{ 25, 5, "c0_perfcnt,5" }, |
2911 |
{ 25, 6, "c0_perfcnt,6" }, |
2912 |
{ 25, 7, "c0_perfcnt,7" }, |
2913 |
{ 27, 1, "c0_cacheerr,1" }, |
2914 |
{ 27, 2, "c0_cacheerr,2" }, |
2915 |
{ 27, 3, "c0_cacheerr,3" }, |
2916 |
{ 28, 1, "c0_datalo" }, |
2917 |
{ 28, 2, "c0_taglo1" }, |
2918 |
{ 28, 3, "c0_datalo1" }, |
2919 |
{ 28, 4, "c0_taglo2" }, |
2920 |
{ 28, 5, "c0_datalo2" }, |
2921 |
{ 28, 6, "c0_taglo3" }, |
2922 |
{ 28, 7, "c0_datalo3" }, |
2923 |
{ 29, 1, "c0_datahi" }, |
2924 |
{ 29, 2, "c0_taghi1" }, |
2925 |
{ 29, 3, "c0_datahi1" }, |
2926 |
{ 29, 4, "c0_taghi2" }, |
2927 |
{ 29, 5, "c0_datahi2" }, |
2928 |
{ 29, 6, "c0_taghi3" }, |
2929 |
{ 29, 7, "c0_datahi3" }, |
2930 |
}; |
2931 |
|
2932 |
static const char * const mips_cp0_names_mips3264r2[32] = |
2933 |
{ |
2934 |
"c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1", |
2935 |
"c0_context", "c0_pagemask", "c0_wired", "c0_hwrena", |
2936 |
"c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare", |
2937 |
"c0_status", "c0_cause", "c0_epc", "c0_prid", |
2938 |
"c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi", |
2939 |
"c0_xcontext", "$21", "$22", "c0_debug", |
2940 |
"c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr", |
2941 |
"c0_taglo", "c0_taghi", "c0_errorepc", "c0_desave", |
2942 |
}; |
2943 |
|
2944 |
static const struct mips_cp0sel_name mips_cp0sel_names_mips3264r2[] = |
2945 |
{ |
2946 |
{ 4, 1, "c0_contextconfig" }, |
2947 |
{ 5, 1, "c0_pagegrain" }, |
2948 |
{ 12, 1, "c0_intctl" }, |
2949 |
{ 12, 2, "c0_srsctl" }, |
2950 |
{ 12, 3, "c0_srsmap" }, |
2951 |
{ 15, 1, "c0_ebase" }, |
2952 |
{ 16, 1, "c0_config1" }, |
2953 |
{ 16, 2, "c0_config2" }, |
2954 |
{ 16, 3, "c0_config3" }, |
2955 |
{ 18, 1, "c0_watchlo,1" }, |
2956 |
{ 18, 2, "c0_watchlo,2" }, |
2957 |
{ 18, 3, "c0_watchlo,3" }, |
2958 |
{ 18, 4, "c0_watchlo,4" }, |
2959 |
{ 18, 5, "c0_watchlo,5" }, |
2960 |
{ 18, 6, "c0_watchlo,6" }, |
2961 |
{ 18, 7, "c0_watchlo,7" }, |
2962 |
{ 19, 1, "c0_watchhi,1" }, |
2963 |
{ 19, 2, "c0_watchhi,2" }, |
2964 |
{ 19, 3, "c0_watchhi,3" }, |
2965 |
{ 19, 4, "c0_watchhi,4" }, |
2966 |
{ 19, 5, "c0_watchhi,5" }, |
2967 |
{ 19, 6, "c0_watchhi,6" }, |
2968 |
{ 19, 7, "c0_watchhi,7" }, |
2969 |
{ 23, 1, "c0_tracecontrol" }, |
2970 |
{ 23, 2, "c0_tracecontrol2" }, |
2971 |
{ 23, 3, "c0_usertracedata" }, |
2972 |
{ 23, 4, "c0_tracebpc" }, |
2973 |
{ 25, 1, "c0_perfcnt,1" }, |
2974 |
{ 25, 2, "c0_perfcnt,2" }, |
2975 |
{ 25, 3, "c0_perfcnt,3" }, |
2976 |
{ 25, 4, "c0_perfcnt,4" }, |
2977 |
{ 25, 5, "c0_perfcnt,5" }, |
2978 |
{ 25, 6, "c0_perfcnt,6" }, |
2979 |
{ 25, 7, "c0_perfcnt,7" }, |
2980 |
{ 27, 1, "c0_cacheerr,1" }, |
2981 |
{ 27, 2, "c0_cacheerr,2" }, |
2982 |
{ 27, 3, "c0_cacheerr,3" }, |
2983 |
{ 28, 1, "c0_datalo" }, |
2984 |
{ 28, 2, "c0_taglo1" }, |
2985 |
{ 28, 3, "c0_datalo1" }, |
2986 |
{ 28, 4, "c0_taglo2" }, |
2987 |
{ 28, 5, "c0_datalo2" }, |
2988 |
{ 28, 6, "c0_taglo3" }, |
2989 |
{ 28, 7, "c0_datalo3" }, |
2990 |
{ 29, 1, "c0_datahi" }, |
2991 |
{ 29, 2, "c0_taghi1" }, |
2992 |
{ 29, 3, "c0_datahi1" }, |
2993 |
{ 29, 4, "c0_taghi2" }, |
2994 |
{ 29, 5, "c0_datahi2" }, |
2995 |
{ 29, 6, "c0_taghi3" }, |
2996 |
{ 29, 7, "c0_datahi3" }, |
2997 |
}; |
2998 |
|
2999 |
/* SB-1: MIPS64 (mips_cp0_names_mips3264) with minor mods. */
|
3000 |
static const char * const mips_cp0_names_sb1[32] = |
3001 |
{ |
3002 |
"c0_index", "c0_random", "c0_entrylo0", "c0_entrylo1", |
3003 |
"c0_context", "c0_pagemask", "c0_wired", "$7", |
3004 |
"c0_badvaddr", "c0_count", "c0_entryhi", "c0_compare", |
3005 |
"c0_status", "c0_cause", "c0_epc", "c0_prid", |
3006 |
"c0_config", "c0_lladdr", "c0_watchlo", "c0_watchhi", |
3007 |
"c0_xcontext", "$21", "$22", "c0_debug", |
3008 |
"c0_depc", "c0_perfcnt", "c0_errctl", "c0_cacheerr_i", |
3009 |
"c0_taglo_i", "c0_taghi_i", "c0_errorepc", "c0_desave", |
3010 |
}; |
3011 |
|
3012 |
static const struct mips_cp0sel_name mips_cp0sel_names_sb1[] = |
3013 |
{ |
3014 |
{ 16, 1, "c0_config1" }, |
3015 |
{ 18, 1, "c0_watchlo,1" }, |
3016 |
{ 19, 1, "c0_watchhi,1" }, |
3017 |
{ 22, 0, "c0_perftrace" }, |
3018 |
{ 23, 3, "c0_edebug" }, |
3019 |
{ 25, 1, "c0_perfcnt,1" }, |
3020 |
{ 25, 2, "c0_perfcnt,2" }, |
3021 |
{ 25, 3, "c0_perfcnt,3" }, |
3022 |
{ 25, 4, "c0_perfcnt,4" }, |
3023 |
{ 25, 5, "c0_perfcnt,5" }, |
3024 |
{ 25, 6, "c0_perfcnt,6" }, |
3025 |
{ 25, 7, "c0_perfcnt,7" }, |
3026 |
{ 26, 1, "c0_buserr_pa" }, |
3027 |
{ 27, 1, "c0_cacheerr_d" }, |
3028 |
{ 27, 3, "c0_cacheerr_d_pa" }, |
3029 |
{ 28, 1, "c0_datalo_i" }, |
3030 |
{ 28, 2, "c0_taglo_d" }, |
3031 |
{ 28, 3, "c0_datalo_d" }, |
3032 |
{ 29, 1, "c0_datahi_i" }, |
3033 |
{ 29, 2, "c0_taghi_d" }, |
3034 |
{ 29, 3, "c0_datahi_d" }, |
3035 |
}; |
3036 |
|
3037 |
static const char * const mips_hwr_names_numeric[32] = |
3038 |
{ |
3039 |
"$0", "$1", "$2", "$3", "$4", "$5", "$6", "$7", |
3040 |
"$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15", |
3041 |
"$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23", |
3042 |
"$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31" |
3043 |
}; |
3044 |
|
3045 |
static const char * const mips_hwr_names_mips3264r2[32] = |
3046 |
{ |
3047 |
"hwr_cpunum", "hwr_synci_step", "hwr_cc", "hwr_ccres", |
3048 |
"$4", "$5", "$6", "$7", |
3049 |
"$8", "$9", "$10", "$11", "$12", "$13", "$14", "$15", |
3050 |
"$16", "$17", "$18", "$19", "$20", "$21", "$22", "$23", |
3051 |
"$24", "$25", "$26", "$27", "$28", "$29", "$30", "$31" |
3052 |
}; |
3053 |
|
3054 |
struct mips_abi_choice
|
3055 |
{ |
3056 |
const char *name; |
3057 |
const char * const *gpr_names; |
3058 |
const char * const *fpr_names; |
3059 |
}; |
3060 |
|
3061 |
struct mips_abi_choice mips_abi_choices[] =
|
3062 |
{ |
3063 |
{ "numeric", mips_gpr_names_numeric, mips_fpr_names_numeric },
|
3064 |
{ "32", mips_gpr_names_oldabi, mips_fpr_names_32 },
|
3065 |
{ "n32", mips_gpr_names_newabi, mips_fpr_names_n32 },
|
3066 |
{ "64", mips_gpr_names_newabi, mips_fpr_names_64 },
|
3067 |
}; |
3068 |
|
3069 |
struct mips_arch_choice
|
3070 |
{ |
3071 |
const char *name; |
3072 |
int bfd_mach_valid;
|
3073 |
unsigned long bfd_mach; |
3074 |
int processor;
|
3075 |
int isa;
|
3076 |
const char * const *cp0_names; |
3077 |
const struct mips_cp0sel_name *cp0sel_names; |
3078 |
unsigned int cp0sel_names_len; |
3079 |
const char * const *hwr_names; |
3080 |
}; |
3081 |
|
3082 |
#define bfd_mach_mips3000 3000 |
3083 |
#define bfd_mach_mips3900 3900 |
3084 |
#define bfd_mach_mips4000 4000 |
3085 |
#define bfd_mach_mips4010 4010 |
3086 |
#define bfd_mach_mips4100 4100 |
3087 |
#define bfd_mach_mips4111 4111 |
3088 |
#define bfd_mach_mips4120 4120 |
3089 |
#define bfd_mach_mips4300 4300 |
3090 |
#define bfd_mach_mips4400 4400 |
3091 |
#define bfd_mach_mips4600 4600 |
3092 |
#define bfd_mach_mips4650 4650 |
3093 |
#define bfd_mach_mips5000 5000 |
3094 |
#define bfd_mach_mips5400 5400 |
3095 |
#define bfd_mach_mips5500 5500 |
3096 |
#define bfd_mach_mips6000 6000 |
3097 |
#define bfd_mach_mips7000 7000 |
3098 |
#define bfd_mach_mips8000 8000 |
3099 |
#define bfd_mach_mips9000 9000 |
3100 |
#define bfd_mach_mips10000 10000 |
3101 |
#define bfd_mach_mips12000 12000 |
3102 |
#define bfd_mach_mips16 16 |
3103 |
#define bfd_mach_mips5 5 |
3104 |
#define bfd_mach_mips_sb1 12310201 /* octal 'SB', 01 */ |
3105 |
#define bfd_mach_mipsisa32 32 |
3106 |
#define bfd_mach_mipsisa32r2 33 |
3107 |
#define bfd_mach_mipsisa64 64 |
3108 |
#define bfd_mach_mipsisa64r2 65 |
3109 |
|
3110 |
#define ARRAY_SIZE(a) (sizeof(a) / sizeof(a[0])) |
3111 |
|
3112 |
const struct mips_arch_choice mips_arch_choices[] = |
3113 |
{ |
3114 |
{ "numeric", 0, 0, 0, 0, |
3115 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3116 |
|
3117 |
{ "r3000", 1, bfd_mach_mips3000, CPU_R3000, ISA_MIPS1, |
3118 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3119 |
{ "r3900", 1, bfd_mach_mips3900, CPU_R3900, ISA_MIPS1, |
3120 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3121 |
{ "r4000", 1, bfd_mach_mips4000, CPU_R4000, ISA_MIPS3, |
3122 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3123 |
{ "r4010", 1, bfd_mach_mips4010, CPU_R4010, ISA_MIPS2, |
3124 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3125 |
{ "vr4100", 1, bfd_mach_mips4100, CPU_VR4100, ISA_MIPS3, |
3126 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3127 |
{ "vr4111", 1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3, |
3128 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3129 |
{ "vr4120", 1, bfd_mach_mips4120, CPU_VR4120, ISA_MIPS3, |
3130 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3131 |
{ "r4300", 1, bfd_mach_mips4300, CPU_R4300, ISA_MIPS3, |
3132 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3133 |
{ "r4400", 1, bfd_mach_mips4400, CPU_R4400, ISA_MIPS3, |
3134 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3135 |
{ "r4600", 1, bfd_mach_mips4600, CPU_R4600, ISA_MIPS3, |
3136 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3137 |
{ "r4650", 1, bfd_mach_mips4650, CPU_R4650, ISA_MIPS3, |
3138 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3139 |
{ "r5000", 1, bfd_mach_mips5000, CPU_R5000, ISA_MIPS4, |
3140 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3141 |
{ "vr5400", 1, bfd_mach_mips5400, CPU_VR5400, ISA_MIPS4, |
3142 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3143 |
{ "vr5500", 1, bfd_mach_mips5500, CPU_VR5500, ISA_MIPS4, |
3144 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3145 |
{ "r6000", 1, bfd_mach_mips6000, CPU_R6000, ISA_MIPS2, |
3146 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3147 |
{ "rm7000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, |
3148 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3149 |
{ "rm9000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, |
3150 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3151 |
{ "r8000", 1, bfd_mach_mips8000, CPU_R8000, ISA_MIPS4, |
3152 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3153 |
{ "r10000", 1, bfd_mach_mips10000, CPU_R10000, ISA_MIPS4, |
3154 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3155 |
{ "r12000", 1, bfd_mach_mips12000, CPU_R12000, ISA_MIPS4, |
3156 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3157 |
{ "mips5", 1, bfd_mach_mips5, CPU_MIPS5, ISA_MIPS5, |
3158 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3159 |
|
3160 |
/* For stock MIPS32, disassemble all applicable MIPS-specified ASEs.
|
3161 |
Note that MIPS-3D and MDMX are not applicable to MIPS32. (See
|
3162 |
_MIPS32 Architecture For Programmers Volume I: Introduction to the
|
3163 |
MIPS32 Architecture_ (MIPS Document Number MD00082, Revision 0.95),
|
3164 |
page 1. */
|
3165 |
{ "mips32", 1, bfd_mach_mipsisa32, CPU_MIPS32, |
3166 |
ISA_MIPS32 | INSN_MIPS16 | INSN_SMARTMIPS, |
3167 |
mips_cp0_names_mips3264, |
3168 |
mips_cp0sel_names_mips3264, ARRAY_SIZE (mips_cp0sel_names_mips3264), |
3169 |
mips_hwr_names_numeric }, |
3170 |
|
3171 |
{ "mips32r2", 1, bfd_mach_mipsisa32r2, CPU_MIPS32R2, |
3172 |
(ISA_MIPS32R2 | INSN_MIPS16 | INSN_SMARTMIPS | INSN_DSP | INSN_DSPR2 |
3173 |
| INSN_MIPS3D | INSN_MT), |
3174 |
mips_cp0_names_mips3264r2, |
3175 |
mips_cp0sel_names_mips3264r2, ARRAY_SIZE (mips_cp0sel_names_mips3264r2), |
3176 |
mips_hwr_names_mips3264r2 }, |
3177 |
|
3178 |
/* For stock MIPS64, disassemble all applicable MIPS-specified ASEs. */
|
3179 |
{ "mips64", 1, bfd_mach_mipsisa64, CPU_MIPS64, |
3180 |
ISA_MIPS64 | INSN_MIPS16 | INSN_MIPS3D | INSN_MDMX, |
3181 |
mips_cp0_names_mips3264, |
3182 |
mips_cp0sel_names_mips3264, ARRAY_SIZE (mips_cp0sel_names_mips3264), |
3183 |
mips_hwr_names_numeric }, |
3184 |
|
3185 |
{ "mips64r2", 1, bfd_mach_mipsisa64r2, CPU_MIPS64R2, |
3186 |
(ISA_MIPS64R2 | INSN_MIPS16 | INSN_MIPS3D | INSN_DSP | INSN_DSPR2 |
3187 |
| INSN_DSP64 | INSN_MT | INSN_MDMX), |
3188 |
mips_cp0_names_mips3264r2, |
3189 |
mips_cp0sel_names_mips3264r2, ARRAY_SIZE (mips_cp0sel_names_mips3264r2), |
3190 |
mips_hwr_names_mips3264r2 }, |
3191 |
|
3192 |
{ "sb1", 1, bfd_mach_mips_sb1, CPU_SB1, |
3193 |
ISA_MIPS64 | INSN_MIPS3D | INSN_SB1, |
3194 |
mips_cp0_names_sb1, |
3195 |
mips_cp0sel_names_sb1, ARRAY_SIZE (mips_cp0sel_names_sb1), |
3196 |
mips_hwr_names_numeric }, |
3197 |
|
3198 |
/* This entry, mips16, is here only for ISA/processor selection; do
|
3199 |
not print its name. */
|
3200 |
{ "", 1, bfd_mach_mips16, CPU_MIPS16, ISA_MIPS3 | INSN_MIPS16, |
3201 |
mips_cp0_names_numeric, NULL, 0, mips_hwr_names_numeric }, |
3202 |
}; |
3203 |
|
3204 |
/* ISA and processor type to disassemble for, and register names to use.
|
3205 |
set_default_mips_dis_options and parse_mips_dis_options fill in these
|
3206 |
values. */
|
3207 |
static int mips_processor; |
3208 |
static int mips_isa; |
3209 |
static const char * const *mips_gpr_names; |
3210 |
static const char * const *mips_fpr_names; |
3211 |
static const char * const *mips_cp0_names; |
3212 |
static const struct mips_cp0sel_name *mips_cp0sel_names; |
3213 |
static int mips_cp0sel_names_len; |
3214 |
static const char * const *mips_hwr_names; |
3215 |
|
3216 |
/* Other options */
|
3217 |
static int no_aliases; /* If set disassemble as most general inst. */ |
3218 |
|
3219 |
static const struct mips_abi_choice * |
3220 |
choose_abi_by_name (const char *name, unsigned int namelen) |
3221 |
{ |
3222 |
const struct mips_abi_choice *c; |
3223 |
unsigned int i; |
3224 |
|
3225 |
for (i = 0, c = NULL; i < ARRAY_SIZE (mips_abi_choices) && c == NULL; i++) |
3226 |
if (strncmp (mips_abi_choices[i].name, name, namelen) == 0 |
3227 |
&& strlen (mips_abi_choices[i].name) == namelen) |
3228 |
c = &mips_abi_choices[i]; |
3229 |
|
3230 |
return c;
|
3231 |
} |
3232 |
|
3233 |
static const struct mips_arch_choice * |
3234 |
choose_arch_by_name (const char *name, unsigned int namelen) |
3235 |
{ |
3236 |
const struct mips_arch_choice *c = NULL; |
3237 |
unsigned int i; |
3238 |
|
3239 |
for (i = 0, c = NULL; i < ARRAY_SIZE (mips_arch_choices) && c == NULL; i++) |
3240 |
if (strncmp (mips_arch_choices[i].name, name, namelen) == 0 |
3241 |
&& strlen (mips_arch_choices[i].name) == namelen) |
3242 |
c = &mips_arch_choices[i]; |
3243 |
|
3244 |
return c;
|
3245 |
} |
3246 |
|
3247 |
static const struct mips_arch_choice * |
3248 |
choose_arch_by_number (unsigned long mach) |
3249 |
{ |
3250 |
static unsigned long hint_bfd_mach; |
3251 |
static const struct mips_arch_choice *hint_arch_choice; |
3252 |
const struct mips_arch_choice *c; |
3253 |
unsigned int i; |
3254 |
|
3255 |
/* We optimize this because even if the user specifies no
|
3256 |
flags, this will be done for every instruction! */
|
3257 |
if (hint_bfd_mach == mach
|
3258 |
&& hint_arch_choice != NULL
|
3259 |
&& hint_arch_choice->bfd_mach == hint_bfd_mach) |
3260 |
return hint_arch_choice;
|
3261 |
|
3262 |
for (i = 0, c = NULL; i < ARRAY_SIZE (mips_arch_choices) && c == NULL; i++) |
3263 |
{ |
3264 |
if (mips_arch_choices[i].bfd_mach_valid
|
3265 |
&& mips_arch_choices[i].bfd_mach == mach) |
3266 |
{ |
3267 |
c = &mips_arch_choices[i]; |
3268 |
hint_bfd_mach = mach; |
3269 |
hint_arch_choice = c; |
3270 |
} |
3271 |
} |
3272 |
return c;
|
3273 |
} |
3274 |
|
3275 |
void
|
3276 |
set_default_mips_dis_options (struct disassemble_info *info)
|
3277 |
{ |
3278 |
const struct mips_arch_choice *chosen_arch; |
3279 |
|
3280 |
/* Defaults: mipsIII/r3000 (?!), (o)32-style ("oldabi") GPR names,
|
3281 |
and numeric FPR, CP0 register, and HWR names. */
|
3282 |
mips_isa = ISA_MIPS3; |
3283 |
mips_processor = CPU_R3000; |
3284 |
mips_gpr_names = mips_gpr_names_oldabi; |
3285 |
mips_fpr_names = mips_fpr_names_numeric; |
3286 |
mips_cp0_names = mips_cp0_names_numeric; |
3287 |
mips_cp0sel_names = NULL;
|
3288 |
mips_cp0sel_names_len = 0;
|
3289 |
mips_hwr_names = mips_hwr_names_numeric; |
3290 |
no_aliases = 0;
|
3291 |
|
3292 |
/* If an ELF "newabi" binary, use the n32/(n)64 GPR names. */
|
3293 |
#if 0
|
3294 |
if (info->flavour == bfd_target_elf_flavour && info->section != NULL)
|
3295 |
{
|
3296 |
Elf_Internal_Ehdr *header;
|
3297 |
|
3298 |
header = elf_elfheader (info->section->owner);
|
3299 |
if (is_newabi (header))
|
3300 |
mips_gpr_names = mips_gpr_names_newabi;
|
3301 |
}
|
3302 |
#endif
|
3303 |
|
3304 |
/* Set ISA, architecture, and cp0 register names as best we can. */
|
3305 |
#if ! SYMTAB_AVAILABLE && 0 |
3306 |
/* This is running out on a target machine, not in a host tool.
|
3307 |
FIXME: Where does mips_target_info come from? */
|
3308 |
target_processor = mips_target_info.processor; |
3309 |
mips_isa = mips_target_info.isa; |
3310 |
#else
|
3311 |
chosen_arch = choose_arch_by_number (info->mach); |
3312 |
if (chosen_arch != NULL) |
3313 |
{ |
3314 |
mips_processor = chosen_arch->processor; |
3315 |
mips_isa = chosen_arch->isa; |
3316 |
mips_cp0_names = chosen_arch->cp0_names; |
3317 |
mips_cp0sel_names = chosen_arch->cp0sel_names; |
3318 |
mips_cp0sel_names_len = chosen_arch->cp0sel_names_len; |
3319 |
mips_hwr_names = chosen_arch->hwr_names; |
3320 |
} |
3321 |
#endif
|
3322 |
} |
3323 |
|
3324 |
void
|
3325 |
parse_mips_dis_option (option, len) |
3326 |
const char *option; |
3327 |
unsigned int len; |
3328 |
{ |
3329 |
unsigned int i, optionlen, vallen; |
3330 |
const char *val; |
3331 |
const struct mips_abi_choice *chosen_abi; |
3332 |
const struct mips_arch_choice *chosen_arch; |
3333 |
|
3334 |
/* Look for the = that delimits the end of the option name. */
|
3335 |
for (i = 0; i < len; i++) |
3336 |
{ |
3337 |
if (option[i] == '=') |
3338 |
break;
|
3339 |
} |
3340 |
if (i == 0) /* Invalid option: no name before '='. */ |
3341 |
return;
|
3342 |
if (i == len) /* Invalid option: no '='. */ |
3343 |
return;
|
3344 |
if (i == (len - 1)) /* Invalid option: no value after '='. */ |
3345 |
return;
|
3346 |
|
3347 |
optionlen = i; |
3348 |
val = option + (optionlen + 1);
|
3349 |
vallen = len - (optionlen + 1);
|
3350 |
|
3351 |
if (strncmp("gpr-names", option, optionlen) == 0 |
3352 |
&& strlen("gpr-names") == optionlen)
|
3353 |
{ |
3354 |
chosen_abi = choose_abi_by_name (val, vallen); |
3355 |
if (chosen_abi != NULL) |
3356 |
mips_gpr_names = chosen_abi->gpr_names; |
3357 |
return;
|
3358 |
} |
3359 |
|
3360 |
if (strncmp("fpr-names", option, optionlen) == 0 |
3361 |
&& strlen("fpr-names") == optionlen)
|
3362 |
{ |
3363 |
chosen_abi = choose_abi_by_name (val, vallen); |
3364 |
if (chosen_abi != NULL) |
3365 |
mips_fpr_names = chosen_abi->fpr_names; |
3366 |
return;
|
3367 |
} |
3368 |
|
3369 |
if (strncmp("cp0-names", option, optionlen) == 0 |
3370 |
&& strlen("cp0-names") == optionlen)
|
3371 |
{ |
3372 |
chosen_arch = choose_arch_by_name (val, vallen); |
3373 |
if (chosen_arch != NULL) |
3374 |
{ |
3375 |
mips_cp0_names = chosen_arch->cp0_names; |
3376 |
mips_cp0sel_names = chosen_arch->cp0sel_names; |
3377 |
mips_cp0sel_names_len = chosen_arch->cp0sel_names_len; |
3378 |
} |
3379 |
return;
|
3380 |
} |
3381 |
|
3382 |
if (strncmp("hwr-names", option, optionlen) == 0 |
3383 |
&& strlen("hwr-names") == optionlen)
|
3384 |
{ |
3385 |
chosen_arch = choose_arch_by_name (val, vallen); |
3386 |
if (chosen_arch != NULL) |
3387 |
mips_hwr_names = chosen_arch->hwr_names; |
3388 |
return;
|
3389 |
} |
3390 |
|
3391 |
if (strncmp("reg-names", option, optionlen) == 0 |
3392 |
&& strlen("reg-names") == optionlen)
|
3393 |
{ |
3394 |
/* We check both ABI and ARCH here unconditionally, so
|
3395 |
that "numeric" will do the desirable thing: select
|
3396 |
numeric register names for all registers. Other than
|
3397 |
that, a given name probably won't match both. */
|
3398 |
chosen_abi = choose_abi_by_name (val, vallen); |
3399 |
if (chosen_abi != NULL) |
3400 |
{ |
3401 |
mips_gpr_names = chosen_abi->gpr_names; |
3402 |
mips_fpr_names = chosen_abi->fpr_names; |
3403 |
} |
3404 |
chosen_arch = choose_arch_by_name (val, vallen); |
3405 |
if (chosen_arch != NULL) |
3406 |
{ |
3407 |
mips_cp0_names = chosen_arch->cp0_names; |
3408 |
mips_cp0sel_names = chosen_arch->cp0sel_names; |
3409 |
mips_cp0sel_names_len = chosen_arch->cp0sel_names_len; |
3410 |
mips_hwr_names = chosen_arch->hwr_names; |
3411 |
} |
3412 |
return;
|
3413 |
} |
3414 |
|
3415 |
/* Invalid option. */
|
3416 |
} |
3417 |
|
3418 |
static void |
3419 |
parse_mips_dis_options (const char *options) |
3420 |
{ |
3421 |
const char *option_end; |
3422 |
|
3423 |
if (options == NULL) |
3424 |
return;
|
3425 |
|
3426 |
while (*options != '\0') |
3427 |
{ |
3428 |
/* Skip empty options. */
|
3429 |
if (*options == ',') |
3430 |
{ |
3431 |
options++; |
3432 |
continue;
|
3433 |
} |
3434 |
|
3435 |
/* We know that *options is neither NUL or a comma. */
|
3436 |
option_end = options + 1;
|
3437 |
while (*option_end != ',' && *option_end != '\0') |
3438 |
option_end++; |
3439 |
|
3440 |
parse_mips_dis_option (options, option_end - options); |
3441 |
|
3442 |
/* Go on to the next one. If option_end points to a comma, it
|
3443 |
will be skipped above. */
|
3444 |
options = option_end; |
3445 |
} |
3446 |
} |
3447 |
|
3448 |
static const struct mips_cp0sel_name * |
3449 |
lookup_mips_cp0sel_name (const struct mips_cp0sel_name *names, |
3450 |
unsigned int len, |
3451 |
unsigned int cp0reg, |
3452 |
unsigned int sel) |
3453 |
{ |
3454 |
unsigned int i; |
3455 |
|
3456 |
for (i = 0; i < len; i++) |
3457 |
if (names[i].cp0reg == cp0reg && names[i].sel == sel)
|
3458 |
return &names[i];
|
3459 |
return NULL; |
3460 |
} |
3461 |
|
3462 |
/* Print insn arguments for 32/64-bit code. */
|
3463 |
|
3464 |
static void |
3465 |
print_insn_args (const char *d, |
3466 |
register unsigned long int l, |
3467 |
bfd_vma pc, |
3468 |
struct disassemble_info *info,
|
3469 |
const struct mips_opcode *opp) |
3470 |
{ |
3471 |
int op, delta;
|
3472 |
unsigned int lsb, msb, msbd; |
3473 |
|
3474 |
lsb = 0;
|
3475 |
|
3476 |
for (; *d != '\0'; d++) |
3477 |
{ |
3478 |
switch (*d)
|
3479 |
{ |
3480 |
case ',': |
3481 |
case '(': |
3482 |
case ')': |
3483 |
case '[': |
3484 |
case ']': |
3485 |
(*info->fprintf_func) (info->stream, "%c", *d);
|
3486 |
break;
|
3487 |
|
3488 |
case '+': |
3489 |
/* Extension character; switch for second char. */
|
3490 |
d++; |
3491 |
switch (*d)
|
3492 |
{ |
3493 |
case '\0': |
3494 |
/* xgettext:c-format */
|
3495 |
(*info->fprintf_func) (info->stream, |
3496 |
_("# internal error, incomplete extension sequence (+)"));
|
3497 |
return;
|
3498 |
|
3499 |
case 'A': |
3500 |
lsb = (l >> OP_SH_SHAMT) & OP_MASK_SHAMT; |
3501 |
(*info->fprintf_func) (info->stream, "0x%x", lsb);
|
3502 |
break;
|
3503 |
|
3504 |
case 'B': |
3505 |
msb = (l >> OP_SH_INSMSB) & OP_MASK_INSMSB; |
3506 |
(*info->fprintf_func) (info->stream, "0x%x", msb - lsb + 1); |
3507 |
break;
|
3508 |
|
3509 |
case '1': |
3510 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3511 |
(l >> OP_SH_UDI1) & OP_MASK_UDI1); |
3512 |
break;
|
3513 |
|
3514 |
case '2': |
3515 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3516 |
(l >> OP_SH_UDI2) & OP_MASK_UDI2); |
3517 |
break;
|
3518 |
|
3519 |
case '3': |
3520 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3521 |
(l >> OP_SH_UDI3) & OP_MASK_UDI3); |
3522 |
break;
|
3523 |
|
3524 |
case '4': |
3525 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3526 |
(l >> OP_SH_UDI4) & OP_MASK_UDI4); |
3527 |
break;
|
3528 |
|
3529 |
case 'C': |
3530 |
case 'H': |
3531 |
msbd = (l >> OP_SH_EXTMSBD) & OP_MASK_EXTMSBD; |
3532 |
(*info->fprintf_func) (info->stream, "0x%x", msbd + 1); |
3533 |
break;
|
3534 |
|
3535 |
case 'D': |
3536 |
{ |
3537 |
const struct mips_cp0sel_name *n; |
3538 |
unsigned int cp0reg, sel; |
3539 |
|
3540 |
cp0reg = (l >> OP_SH_RD) & OP_MASK_RD; |
3541 |
sel = (l >> OP_SH_SEL) & OP_MASK_SEL; |
3542 |
|
3543 |
/* CP0 register including 'sel' code for mtcN (et al.), to be
|
3544 |
printed textually if known. If not known, print both
|
3545 |
CP0 register name and sel numerically since CP0 register
|
3546 |
with sel 0 may have a name unrelated to register being
|
3547 |
printed. */
|
3548 |
n = lookup_mips_cp0sel_name(mips_cp0sel_names, |
3549 |
mips_cp0sel_names_len, cp0reg, sel); |
3550 |
if (n != NULL) |
3551 |
(*info->fprintf_func) (info->stream, "%s", n->name);
|
3552 |
else
|
3553 |
(*info->fprintf_func) (info->stream, "$%d,%d", cp0reg, sel);
|
3554 |
break;
|
3555 |
} |
3556 |
|
3557 |
case 'E': |
3558 |
lsb = ((l >> OP_SH_SHAMT) & OP_MASK_SHAMT) + 32;
|
3559 |
(*info->fprintf_func) (info->stream, "0x%x", lsb);
|
3560 |
break;
|
3561 |
|
3562 |
case 'F': |
3563 |
msb = ((l >> OP_SH_INSMSB) & OP_MASK_INSMSB) + 32;
|
3564 |
(*info->fprintf_func) (info->stream, "0x%x", msb - lsb + 1); |
3565 |
break;
|
3566 |
|
3567 |
case 'G': |
3568 |
msbd = ((l >> OP_SH_EXTMSBD) & OP_MASK_EXTMSBD) + 32;
|
3569 |
(*info->fprintf_func) (info->stream, "0x%x", msbd + 1); |
3570 |
break;
|
3571 |
|
3572 |
case 't': /* Coprocessor 0 reg name */ |
3573 |
(*info->fprintf_func) (info->stream, "%s",
|
3574 |
mips_cp0_names[(l >> OP_SH_RT) & |
3575 |
OP_MASK_RT]); |
3576 |
break;
|
3577 |
|
3578 |
case 'T': /* Coprocessor 0 reg name */ |
3579 |
{ |
3580 |
const struct mips_cp0sel_name *n; |
3581 |
unsigned int cp0reg, sel; |
3582 |
|
3583 |
cp0reg = (l >> OP_SH_RT) & OP_MASK_RT; |
3584 |
sel = (l >> OP_SH_SEL) & OP_MASK_SEL; |
3585 |
|
3586 |
/* CP0 register including 'sel' code for mftc0, to be
|
3587 |
printed textually if known. If not known, print both
|
3588 |
CP0 register name and sel numerically since CP0 register
|
3589 |
with sel 0 may have a name unrelated to register being
|
3590 |
printed. */
|
3591 |
n = lookup_mips_cp0sel_name(mips_cp0sel_names, |
3592 |
mips_cp0sel_names_len, cp0reg, sel); |
3593 |
if (n != NULL) |
3594 |
(*info->fprintf_func) (info->stream, "%s", n->name);
|
3595 |
else
|
3596 |
(*info->fprintf_func) (info->stream, "$%d,%d", cp0reg, sel);
|
3597 |
break;
|
3598 |
} |
3599 |
|
3600 |
default:
|
3601 |
/* xgettext:c-format */
|
3602 |
(*info->fprintf_func) (info->stream, |
3603 |
_("# internal error, undefined extension sequence (+%c)"),
|
3604 |
*d); |
3605 |
return;
|
3606 |
} |
3607 |
break;
|
3608 |
|
3609 |
case '2': |
3610 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3611 |
(l >> OP_SH_BP) & OP_MASK_BP); |
3612 |
break;
|
3613 |
|
3614 |
case '3': |
3615 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3616 |
(l >> OP_SH_SA3) & OP_MASK_SA3); |
3617 |
break;
|
3618 |
|
3619 |
case '4': |
3620 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3621 |
(l >> OP_SH_SA4) & OP_MASK_SA4); |
3622 |
break;
|
3623 |
|
3624 |
case '5': |
3625 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3626 |
(l >> OP_SH_IMM8) & OP_MASK_IMM8); |
3627 |
break;
|
3628 |
|
3629 |
case '6': |
3630 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3631 |
(l >> OP_SH_RS) & OP_MASK_RS); |
3632 |
break;
|
3633 |
|
3634 |
case '7': |
3635 |
(*info->fprintf_func) (info->stream, "$ac%ld",
|
3636 |
(l >> OP_SH_DSPACC) & OP_MASK_DSPACC); |
3637 |
break;
|
3638 |
|
3639 |
case '8': |
3640 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3641 |
(l >> OP_SH_WRDSP) & OP_MASK_WRDSP); |
3642 |
break;
|
3643 |
|
3644 |
case '9': |
3645 |
(*info->fprintf_func) (info->stream, "$ac%ld",
|
3646 |
(l >> OP_SH_DSPACC_S) & OP_MASK_DSPACC_S); |
3647 |
break;
|
3648 |
|
3649 |
case '0': /* dsp 6-bit signed immediate in bit 20 */ |
3650 |
delta = ((l >> OP_SH_DSPSFT) & OP_MASK_DSPSFT); |
3651 |
if (delta & 0x20) /* test sign bit */ |
3652 |
delta |= ~OP_MASK_DSPSFT; |
3653 |
(*info->fprintf_func) (info->stream, "%d", delta);
|
3654 |
break;
|
3655 |
|
3656 |
case ':': /* dsp 7-bit signed immediate in bit 19 */ |
3657 |
delta = ((l >> OP_SH_DSPSFT_7) & OP_MASK_DSPSFT_7); |
3658 |
if (delta & 0x40) /* test sign bit */ |
3659 |
delta |= ~OP_MASK_DSPSFT_7; |
3660 |
(*info->fprintf_func) (info->stream, "%d", delta);
|
3661 |
break;
|
3662 |
|
3663 |
case '\'': |
3664 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3665 |
(l >> OP_SH_RDDSP) & OP_MASK_RDDSP); |
3666 |
break;
|
3667 |
|
3668 |
case '@': /* dsp 10-bit signed immediate in bit 16 */ |
3669 |
delta = ((l >> OP_SH_IMM10) & OP_MASK_IMM10); |
3670 |
if (delta & 0x200) /* test sign bit */ |
3671 |
delta |= ~OP_MASK_IMM10; |
3672 |
(*info->fprintf_func) (info->stream, "%d", delta);
|
3673 |
break;
|
3674 |
|
3675 |
case '!': |
3676 |
(*info->fprintf_func) (info->stream, "%ld",
|
3677 |
(l >> OP_SH_MT_U) & OP_MASK_MT_U); |
3678 |
break;
|
3679 |
|
3680 |
case '$': |
3681 |
(*info->fprintf_func) (info->stream, "%ld",
|
3682 |
(l >> OP_SH_MT_H) & OP_MASK_MT_H); |
3683 |
break;
|
3684 |
|
3685 |
case '*': |
3686 |
(*info->fprintf_func) (info->stream, "$ac%ld",
|
3687 |
(l >> OP_SH_MTACC_T) & OP_MASK_MTACC_T); |
3688 |
break;
|
3689 |
|
3690 |
case '&': |
3691 |
(*info->fprintf_func) (info->stream, "$ac%ld",
|
3692 |
(l >> OP_SH_MTACC_D) & OP_MASK_MTACC_D); |
3693 |
break;
|
3694 |
|
3695 |
case 'g': |
3696 |
/* Coprocessor register for CTTC1, MTTC2, MTHC2, CTTC2. */
|
3697 |
(*info->fprintf_func) (info->stream, "$%ld",
|
3698 |
(l >> OP_SH_RD) & OP_MASK_RD); |
3699 |
break;
|
3700 |
|
3701 |
case 's': |
3702 |
case 'b': |
3703 |
case 'r': |
3704 |
case 'v': |
3705 |
(*info->fprintf_func) (info->stream, "%s",
|
3706 |
mips_gpr_names[(l >> OP_SH_RS) & OP_MASK_RS]); |
3707 |
break;
|
3708 |
|
3709 |
case 't': |
3710 |
case 'w': |
3711 |
(*info->fprintf_func) (info->stream, "%s",
|
3712 |
mips_gpr_names[(l >> OP_SH_RT) & OP_MASK_RT]); |
3713 |
break;
|
3714 |
|
3715 |
case 'i': |
3716 |
case 'u': |
3717 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3718 |
(l >> OP_SH_IMMEDIATE) & OP_MASK_IMMEDIATE); |
3719 |
break;
|
3720 |
|
3721 |
case 'j': /* Same as i, but sign-extended. */ |
3722 |
case 'o': |
3723 |
delta = (l >> OP_SH_DELTA) & OP_MASK_DELTA; |
3724 |
if (delta & 0x8000) |
3725 |
delta |= ~0xffff;
|
3726 |
(*info->fprintf_func) (info->stream, "%d",
|
3727 |
delta); |
3728 |
break;
|
3729 |
|
3730 |
case 'h': |
3731 |
(*info->fprintf_func) (info->stream, "0x%x",
|
3732 |
(unsigned int) ((l >> OP_SH_PREFX) |
3733 |
& OP_MASK_PREFX)); |
3734 |
break;
|
3735 |
|
3736 |
case 'k': |
3737 |
(*info->fprintf_func) (info->stream, "0x%x",
|
3738 |
(unsigned int) ((l >> OP_SH_CACHE) |
3739 |
& OP_MASK_CACHE)); |
3740 |
break;
|
3741 |
|
3742 |
case 'a': |
3743 |
info->target = (((pc + 4) & ~(bfd_vma) 0x0fffffff) |
3744 |
| (((l >> OP_SH_TARGET) & OP_MASK_TARGET) << 2));
|
3745 |
/* For gdb disassembler, force odd address on jalx. */
|
3746 |
if (info->flavour == bfd_target_unknown_flavour
|
3747 |
&& strcmp (opp->name, "jalx") == 0) |
3748 |
info->target |= 1;
|
3749 |
(*info->print_address_func) (info->target, info); |
3750 |
break;
|
3751 |
|
3752 |
case 'p': |
3753 |
/* Sign extend the displacement. */
|
3754 |
delta = (l >> OP_SH_DELTA) & OP_MASK_DELTA; |
3755 |
if (delta & 0x8000) |
3756 |
delta |= ~0xffff;
|
3757 |
info->target = (delta << 2) + pc + INSNLEN;
|
3758 |
(*info->print_address_func) (info->target, info); |
3759 |
break;
|
3760 |
|
3761 |
case 'd': |
3762 |
(*info->fprintf_func) (info->stream, "%s",
|
3763 |
mips_gpr_names[(l >> OP_SH_RD) & OP_MASK_RD]); |
3764 |
break;
|
3765 |
|
3766 |
case 'U': |
3767 |
{ |
3768 |
/* First check for both rd and rt being equal. */
|
3769 |
unsigned int reg = (l >> OP_SH_RD) & OP_MASK_RD; |
3770 |
if (reg == ((l >> OP_SH_RT) & OP_MASK_RT))
|
3771 |
(*info->fprintf_func) (info->stream, "%s",
|
3772 |
mips_gpr_names[reg]); |
3773 |
else
|
3774 |
{ |
3775 |
/* If one is zero use the other. */
|
3776 |
if (reg == 0) |
3777 |
(*info->fprintf_func) (info->stream, "%s",
|
3778 |
mips_gpr_names[(l >> OP_SH_RT) & OP_MASK_RT]); |
3779 |
else if (((l >> OP_SH_RT) & OP_MASK_RT) == 0) |
3780 |
(*info->fprintf_func) (info->stream, "%s",
|
3781 |
mips_gpr_names[reg]); |
3782 |
else /* Bogus, result depends on processor. */ |
3783 |
(*info->fprintf_func) (info->stream, "%s or %s",
|
3784 |
mips_gpr_names[reg], |
3785 |
mips_gpr_names[(l >> OP_SH_RT) & OP_MASK_RT]); |
3786 |
} |
3787 |
} |
3788 |
break;
|
3789 |
|
3790 |
case 'z': |
3791 |
(*info->fprintf_func) (info->stream, "%s", mips_gpr_names[0]); |
3792 |
break;
|
3793 |
|
3794 |
case '<': |
3795 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3796 |
(l >> OP_SH_SHAMT) & OP_MASK_SHAMT); |
3797 |
break;
|
3798 |
|
3799 |
case 'c': |
3800 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3801 |
(l >> OP_SH_CODE) & OP_MASK_CODE); |
3802 |
break;
|
3803 |
|
3804 |
case 'q': |
3805 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3806 |
(l >> OP_SH_CODE2) & OP_MASK_CODE2); |
3807 |
break;
|
3808 |
|
3809 |
case 'C': |
3810 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3811 |
(l >> OP_SH_COPZ) & OP_MASK_COPZ); |
3812 |
break;
|
3813 |
|
3814 |
case 'B': |
3815 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3816 |
|
3817 |
(l >> OP_SH_CODE20) & OP_MASK_CODE20); |
3818 |
break;
|
3819 |
|
3820 |
case 'J': |
3821 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3822 |
(l >> OP_SH_CODE19) & OP_MASK_CODE19); |
3823 |
break;
|
3824 |
|
3825 |
case 'S': |
3826 |
case 'V': |
3827 |
(*info->fprintf_func) (info->stream, "%s",
|
3828 |
mips_fpr_names[(l >> OP_SH_FS) & OP_MASK_FS]); |
3829 |
break;
|
3830 |
|
3831 |
case 'T': |
3832 |
case 'W': |
3833 |
(*info->fprintf_func) (info->stream, "%s",
|
3834 |
mips_fpr_names[(l >> OP_SH_FT) & OP_MASK_FT]); |
3835 |
break;
|
3836 |
|
3837 |
case 'D': |
3838 |
(*info->fprintf_func) (info->stream, "%s",
|
3839 |
mips_fpr_names[(l >> OP_SH_FD) & OP_MASK_FD]); |
3840 |
break;
|
3841 |
|
3842 |
case 'R': |
3843 |
(*info->fprintf_func) (info->stream, "%s",
|
3844 |
mips_fpr_names[(l >> OP_SH_FR) & OP_MASK_FR]); |
3845 |
break;
|
3846 |
|
3847 |
case 'E': |
3848 |
/* Coprocessor register for lwcN instructions, et al.
|
3849 |
|
3850 |
Note that there is no load/store cp0 instructions, and
|
3851 |
that FPU (cp1) instructions disassemble this field using
|
3852 |
'T' format. Therefore, until we gain understanding of
|
3853 |
cp2 register names, we can simply print the register
|
3854 |
numbers. */
|
3855 |
(*info->fprintf_func) (info->stream, "$%ld",
|
3856 |
(l >> OP_SH_RT) & OP_MASK_RT); |
3857 |
break;
|
3858 |
|
3859 |
case 'G': |
3860 |
/* Coprocessor register for mtcN instructions, et al. Note
|
3861 |
that FPU (cp1) instructions disassemble this field using
|
3862 |
'S' format. Therefore, we only need to worry about cp0,
|
3863 |
cp2, and cp3. */
|
3864 |
op = (l >> OP_SH_OP) & OP_MASK_OP; |
3865 |
if (op == OP_OP_COP0)
|
3866 |
(*info->fprintf_func) (info->stream, "%s",
|
3867 |
mips_cp0_names[(l >> OP_SH_RD) & OP_MASK_RD]); |
3868 |
else
|
3869 |
(*info->fprintf_func) (info->stream, "$%ld",
|
3870 |
(l >> OP_SH_RD) & OP_MASK_RD); |
3871 |
break;
|
3872 |
|
3873 |
case 'K': |
3874 |
(*info->fprintf_func) (info->stream, "%s",
|
3875 |
mips_hwr_names[(l >> OP_SH_RD) & OP_MASK_RD]); |
3876 |
break;
|
3877 |
|
3878 |
case 'N': |
3879 |
(*info->fprintf_func) (info->stream, |
3880 |
((opp->pinfo & (FP_D | FP_S)) != 0
|
3881 |
? "$fcc%ld" : "$cc%ld"), |
3882 |
(l >> OP_SH_BCC) & OP_MASK_BCC); |
3883 |
break;
|
3884 |
|
3885 |
case 'M': |
3886 |
(*info->fprintf_func) (info->stream, "$fcc%ld",
|
3887 |
(l >> OP_SH_CCC) & OP_MASK_CCC); |
3888 |
break;
|
3889 |
|
3890 |
case 'P': |
3891 |
(*info->fprintf_func) (info->stream, "%ld",
|
3892 |
(l >> OP_SH_PERFREG) & OP_MASK_PERFREG); |
3893 |
break;
|
3894 |
|
3895 |
case 'e': |
3896 |
(*info->fprintf_func) (info->stream, "%ld",
|
3897 |
(l >> OP_SH_VECBYTE) & OP_MASK_VECBYTE); |
3898 |
break;
|
3899 |
|
3900 |
case '%': |
3901 |
(*info->fprintf_func) (info->stream, "%ld",
|
3902 |
(l >> OP_SH_VECALIGN) & OP_MASK_VECALIGN); |
3903 |
break;
|
3904 |
|
3905 |
case 'H': |
3906 |
(*info->fprintf_func) (info->stream, "%ld",
|
3907 |
(l >> OP_SH_SEL) & OP_MASK_SEL); |
3908 |
break;
|
3909 |
|
3910 |
case 'O': |
3911 |
(*info->fprintf_func) (info->stream, "%ld",
|
3912 |
(l >> OP_SH_ALN) & OP_MASK_ALN); |
3913 |
break;
|
3914 |
|
3915 |
case 'Q': |
3916 |
{ |
3917 |
unsigned int vsel = (l >> OP_SH_VSEL) & OP_MASK_VSEL; |
3918 |
|
3919 |
if ((vsel & 0x10) == 0) |
3920 |
{ |
3921 |
int fmt;
|
3922 |
|
3923 |
vsel &= 0x0f;
|
3924 |
for (fmt = 0; fmt < 3; fmt++, vsel >>= 1) |
3925 |
if ((vsel & 1) == 0) |
3926 |
break;
|
3927 |
(*info->fprintf_func) (info->stream, "$v%ld[%d]",
|
3928 |
(l >> OP_SH_FT) & OP_MASK_FT, |
3929 |
vsel >> 1);
|
3930 |
} |
3931 |
else if ((vsel & 0x08) == 0) |
3932 |
{ |
3933 |
(*info->fprintf_func) (info->stream, "$v%ld",
|
3934 |
(l >> OP_SH_FT) & OP_MASK_FT); |
3935 |
} |
3936 |
else
|
3937 |
{ |
3938 |
(*info->fprintf_func) (info->stream, "0x%lx",
|
3939 |
(l >> OP_SH_FT) & OP_MASK_FT); |
3940 |
} |
3941 |
} |
3942 |
break;
|
3943 |
|
3944 |
case 'X': |
3945 |
(*info->fprintf_func) (info->stream, "$v%ld",
|
3946 |
(l >> OP_SH_FD) & OP_MASK_FD); |
3947 |
break;
|
3948 |
|
3949 |
case 'Y': |
3950 |
(*info->fprintf_func) (info->stream, "$v%ld",
|
3951 |
(l >> OP_SH_FS) & OP_MASK_FS); |
3952 |
break;
|
3953 |
|
3954 |
case 'Z': |
3955 |
(*info->fprintf_func) (info->stream, "$v%ld",
|
3956 |
(l >> OP_SH_FT) & OP_MASK_FT); |
3957 |
break;
|
3958 |
|
3959 |
default:
|
3960 |
/* xgettext:c-format */
|
3961 |
(*info->fprintf_func) (info->stream, |
3962 |
_("# internal error, undefined modifier(%c)"),
|
3963 |
*d); |
3964 |
return;
|
3965 |
} |
3966 |
} |
3967 |
} |
3968 |
|
3969 |
/* Check if the object uses NewABI conventions. */
|
3970 |
#if 0
|
3971 |
static int
|
3972 |
is_newabi (header)
|
3973 |
Elf_Internal_Ehdr *header;
|
3974 |
{
|
3975 |
/* There are no old-style ABIs which use 64-bit ELF. */
|
3976 |
if (header->e_ident[EI_CLASS] == ELFCLASS64)
|
3977 |
return 1;
|
3978 |
|
3979 |
/* If a 32-bit ELF file, n32 is a new-style ABI. */
|
3980 |
if ((header->e_flags & EF_MIPS_ABI2) != 0)
|
3981 |
return 1;
|
3982 |
|
3983 |
return 0;
|
3984 |
}
|
3985 |
#endif
|
3986 |
|
3987 |
/* Print the mips instruction at address MEMADDR in debugged memory,
|
3988 |
on using INFO. Returns length of the instruction, in bytes, which is
|
3989 |
always INSNLEN. BIGENDIAN must be 1 if this is big-endian code, 0 if
|
3990 |
this is little-endian code. */
|
3991 |
|
3992 |
static int |
3993 |
print_insn_mips (bfd_vma memaddr, |
3994 |
unsigned long int word, |
3995 |
struct disassemble_info *info)
|
3996 |
{ |
3997 |
const struct mips_opcode *op; |
3998 |
static bfd_boolean init = 0; |
3999 |
static const struct mips_opcode *mips_hash[OP_MASK_OP + 1]; |
4000 |
|
4001 |
/* Build a hash table to shorten the search time. */
|
4002 |
if (! init)
|
4003 |
{ |
4004 |
unsigned int i; |
4005 |
|
4006 |
for (i = 0; i <= OP_MASK_OP; i++) |
4007 |
{ |
4008 |
for (op = mips_opcodes; op < &mips_opcodes[NUMOPCODES]; op++)
|
4009 |
{ |
4010 |
if (op->pinfo == INSN_MACRO
|
4011 |
|| (no_aliases && (op->pinfo2 & INSN2_ALIAS))) |
4012 |
continue;
|
4013 |
if (i == ((op->match >> OP_SH_OP) & OP_MASK_OP))
|
4014 |
{ |
4015 |
mips_hash[i] = op; |
4016 |
break;
|
4017 |
} |
4018 |
} |
4019 |
} |
4020 |
|
4021 |
init = 1;
|
4022 |
} |
4023 |
|
4024 |
info->bytes_per_chunk = INSNLEN; |
4025 |
info->display_endian = info->endian; |
4026 |
info->insn_info_valid = 1;
|
4027 |
info->branch_delay_insns = 0;
|
4028 |
info->data_size = 0;
|
4029 |
info->insn_type = dis_nonbranch; |
4030 |
info->target = 0;
|
4031 |
info->target2 = 0;
|
4032 |
|
4033 |
op = mips_hash[(word >> OP_SH_OP) & OP_MASK_OP]; |
4034 |
if (op != NULL) |
4035 |
{ |
4036 |
for (; op < &mips_opcodes[NUMOPCODES]; op++)
|
4037 |
{ |
4038 |
if (op->pinfo != INSN_MACRO
|
4039 |
&& !(no_aliases && (op->pinfo2 & INSN2_ALIAS)) |
4040 |
&& (word & op->mask) == op->match) |
4041 |
{ |
4042 |
const char *d; |
4043 |
|
4044 |
/* We always allow to disassemble the jalx instruction. */
|
4045 |
if (! OPCODE_IS_MEMBER (op, mips_isa, mips_processor)
|
4046 |
&& strcmp (op->name, "jalx"))
|
4047 |
continue;
|
4048 |
|
4049 |
/* Figure out instruction type and branch delay information. */
|
4050 |
if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0) |
4051 |
{ |
4052 |
if ((info->insn_type & INSN_WRITE_GPR_31) != 0) |
4053 |
info->insn_type = dis_jsr; |
4054 |
else
|
4055 |
info->insn_type = dis_branch; |
4056 |
info->branch_delay_insns = 1;
|
4057 |
} |
4058 |
else if ((op->pinfo & (INSN_COND_BRANCH_DELAY |
4059 |
| INSN_COND_BRANCH_LIKELY)) != 0)
|
4060 |
{ |
4061 |
if ((info->insn_type & INSN_WRITE_GPR_31) != 0) |
4062 |
info->insn_type = dis_condjsr; |
4063 |
else
|
4064 |
info->insn_type = dis_condbranch; |
4065 |
info->branch_delay_insns = 1;
|
4066 |
} |
4067 |
else if ((op->pinfo & (INSN_STORE_MEMORY |
4068 |
| INSN_LOAD_MEMORY_DELAY)) != 0)
|
4069 |
info->insn_type = dis_dref; |
4070 |
|
4071 |
(*info->fprintf_func) (info->stream, "%s", op->name);
|
4072 |
|
4073 |
d = op->args; |
4074 |
if (d != NULL && *d != '\0') |
4075 |
{ |
4076 |
(*info->fprintf_func) (info->stream, "\t");
|
4077 |
print_insn_args (d, word, memaddr, info, op); |
4078 |
} |
4079 |
|
4080 |
return INSNLEN;
|
4081 |
} |
4082 |
} |
4083 |
} |
4084 |
|
4085 |
/* Handle undefined instructions. */
|
4086 |
info->insn_type = dis_noninsn; |
4087 |
(*info->fprintf_func) (info->stream, "0x%lx", word);
|
4088 |
return INSNLEN;
|
4089 |
} |
4090 |
|
4091 |
/* In an environment where we do not know the symbol type of the
|
4092 |
instruction we are forced to assume that the low order bit of the
|
4093 |
instructions' address may mark it as a mips16 instruction. If we
|
4094 |
are single stepping, or the pc is within the disassembled function,
|
4095 |
this works. Otherwise, we need a clue. Sometimes. */
|
4096 |
|
4097 |
static int |
4098 |
_print_insn_mips (bfd_vma memaddr, |
4099 |
struct disassemble_info *info,
|
4100 |
enum bfd_endian endianness)
|
4101 |
{ |
4102 |
bfd_byte buffer[INSNLEN]; |
4103 |
int status;
|
4104 |
|
4105 |
set_default_mips_dis_options (info); |
4106 |
parse_mips_dis_options (info->disassembler_options); |
4107 |
|
4108 |
#if 0
|
4109 |
#if 1
|
4110 |
/* FIXME: If odd address, this is CLEARLY a mips 16 instruction. */
|
4111 |
/* Only a few tools will work this way. */
|
4112 |
if (memaddr & 0x01)
|
4113 |
return print_insn_mips16 (memaddr, info);
|
4114 |
#endif
|
4115 |
|
4116 |
#if SYMTAB_AVAILABLE
|
4117 |
if (info->mach == bfd_mach_mips16
|
4118 |
|| (info->flavour == bfd_target_elf_flavour |
4119 |
&& info->symbols != NULL
|
4120 |
&& ((*(elf_symbol_type **) info->symbols)->internal_elf_sym.st_other |
4121 |
== STO_MIPS16))) |
4122 |
return print_insn_mips16 (memaddr, info);
|
4123 |
#endif
|
4124 |
#endif
|
4125 |
|
4126 |
status = (*info->read_memory_func) (memaddr, buffer, INSNLEN, info); |
4127 |
if (status == 0) |
4128 |
{ |
4129 |
unsigned long insn; |
4130 |
|
4131 |
if (endianness == BFD_ENDIAN_BIG)
|
4132 |
insn = (unsigned long) bfd_getb32 (buffer); |
4133 |
else
|
4134 |
insn = (unsigned long) bfd_getl32 (buffer); |
4135 |
|
4136 |
return print_insn_mips (memaddr, insn, info);
|
4137 |
} |
4138 |
else
|
4139 |
{ |
4140 |
(*info->memory_error_func) (status, memaddr, info); |
4141 |
return -1; |
4142 |
} |
4143 |
} |
4144 |
|
4145 |
int
|
4146 |
print_insn_big_mips (bfd_vma memaddr, struct disassemble_info *info)
|
4147 |
{ |
4148 |
return _print_insn_mips (memaddr, info, BFD_ENDIAN_BIG);
|
4149 |
} |
4150 |
|
4151 |
int
|
4152 |
print_insn_little_mips (bfd_vma memaddr, struct disassemble_info *info)
|
4153 |
{ |
4154 |
return _print_insn_mips (memaddr, info, BFD_ENDIAN_LITTLE);
|
4155 |
} |
4156 |
|
4157 |
/* Disassemble mips16 instructions. */
|
4158 |
#if 0
|
4159 |
static int
|
4160 |
print_insn_mips16 (bfd_vma memaddr, struct disassemble_info *info)
|
4161 |
{
|
4162 |
int status;
|
4163 |
bfd_byte buffer[2];
|
4164 |
int length;
|
4165 |
int insn;
|
4166 |
bfd_boolean use_extend;
|
4167 |
int extend = 0;
|
4168 |
const struct mips_opcode *op, *opend;
|
4169 |
|
4170 |
info->bytes_per_chunk = 2;
|
4171 |
info->display_endian = info->endian;
|
4172 |
info->insn_info_valid = 1;
|
4173 |
info->branch_delay_insns = 0;
|
4174 |
info->data_size = 0;
|
4175 |
info->insn_type = dis_nonbranch;
|
4176 |
info->target = 0;
|
4177 |
info->target2 = 0;
|
4178 |
|
4179 |
status = (*info->read_memory_func) (memaddr, buffer, 2, info);
|
4180 |
if (status != 0)
|
4181 |
{
|
4182 |
(*info->memory_error_func) (status, memaddr, info);
|
4183 |
return -1;
|
4184 |
}
|
4185 |
|
4186 |
length = 2;
|
4187 |
|
4188 |
if (info->endian == BFD_ENDIAN_BIG)
|
4189 |
insn = bfd_getb16 (buffer);
|
4190 |
else
|
4191 |
insn = bfd_getl16 (buffer);
|
4192 |
|
4193 |
/* Handle the extend opcode specially. */
|
4194 |
use_extend = FALSE;
|
4195 |
if ((insn & 0xf800) == 0xf000)
|
4196 |
{
|
4197 |
use_extend = TRUE;
|
4198 |
extend = insn & 0x7ff;
|
4199 |
|
4200 |
memaddr += 2;
|
4201 |
|
4202 |
status = (*info->read_memory_func) (memaddr, buffer, 2, info);
|
4203 |
if (status != 0)
|
4204 |
{
|
4205 |
(*info->fprintf_func) (info->stream, "extend 0x%x",
|
4206 |
(unsigned int) extend);
|
4207 |
(*info->memory_error_func) (status, memaddr, info);
|
4208 |
return -1;
|
4209 |
}
|
4210 |
|
4211 |
if (info->endian == BFD_ENDIAN_BIG)
|
4212 |
insn = bfd_getb16 (buffer);
|
4213 |
else
|
4214 |
insn = bfd_getl16 (buffer);
|
4215 |
|
4216 |
/* Check for an extend opcode followed by an extend opcode. */
|
4217 |
if ((insn & 0xf800) == 0xf000)
|
4218 |
{
|
4219 |
(*info->fprintf_func) (info->stream, "extend 0x%x",
|
4220 |
(unsigned int) extend);
|
4221 |
info->insn_type = dis_noninsn;
|
4222 |
return length;
|
4223 |
}
|
4224 |
|
4225 |
length += 2;
|
4226 |
}
|
4227 |
|
4228 |
/* FIXME: Should probably use a hash table on the major opcode here. */
|
4229 |
|
4230 |
opend = mips16_opcodes + bfd_mips16_num_opcodes;
|
4231 |
for (op = mips16_opcodes; op < opend; op++)
|
4232 |
{
|
4233 |
if (op->pinfo != INSN_MACRO
|
4234 |
&& !(no_aliases && (op->pinfo2 & INSN2_ALIAS))
|
4235 |
&& (insn & op->mask) == op->match)
|
4236 |
{
|
4237 |
const char *s;
|
4238 |
|
4239 |
if (strchr (op->args, 'a') != NULL)
|
4240 |
{
|
4241 |
if (use_extend)
|
4242 |
{
|
4243 |
(*info->fprintf_func) (info->stream, "extend 0x%x",
|
4244 |
(unsigned int) extend);
|
4245 |
info->insn_type = dis_noninsn;
|
4246 |
return length - 2;
|
4247 |
}
|
4248 |
|
4249 |
use_extend = FALSE;
|
4250 |
|
4251 |
memaddr += 2;
|
4252 |
|
4253 |
status = (*info->read_memory_func) (memaddr, buffer, 2,
|
4254 |
info);
|
4255 |
if (status == 0)
|
4256 |
{
|
4257 |
use_extend = TRUE;
|
4258 |
if (info->endian == BFD_ENDIAN_BIG)
|
4259 |
extend = bfd_getb16 (buffer);
|
4260 |
else
|
4261 |
extend = bfd_getl16 (buffer);
|
4262 |
length += 2;
|
4263 |
}
|
4264 |
}
|
4265 |
|
4266 |
(*info->fprintf_func) (info->stream, "%s", op->name);
|
4267 |
if (op->args[0] != '\0')
|
4268 |
(*info->fprintf_func) (info->stream, "\t");
|
4269 |
|
4270 |
for (s = op->args; *s != '\0'; s++)
|
4271 |
{
|
4272 |
if (*s == ','
|
4273 |
&& s[1] == 'w'
|
4274 |
&& (((insn >> MIPS16OP_SH_RX) & MIPS16OP_MASK_RX)
|
4275 |
== ((insn >> MIPS16OP_SH_RY) & MIPS16OP_MASK_RY)))
|
4276 |
{
|
4277 |
/* Skip the register and the comma. */
|
4278 |
++s;
|
4279 |
continue;
|
4280 |
}
|
4281 |
if (*s == ','
|
4282 |
&& s[1] == 'v'
|
4283 |
&& (((insn >> MIPS16OP_SH_RZ) & MIPS16OP_MASK_RZ)
|
4284 |
== ((insn >> MIPS16OP_SH_RX) & MIPS16OP_MASK_RX)))
|
4285 |
{
|
4286 |
/* Skip the register and the comma. */
|
4287 |
++s;
|
4288 |
continue;
|
4289 |
}
|
4290 |
print_mips16_insn_arg (*s, op, insn, use_extend, extend, memaddr,
|
4291 |
info);
|
4292 |
}
|
4293 |
|
4294 |
if ((op->pinfo & INSN_UNCOND_BRANCH_DELAY) != 0)
|
4295 |
{
|
4296 |
info->branch_delay_insns = 1;
|
4297 |
if (info->insn_type != dis_jsr)
|
4298 |
info->insn_type = dis_branch;
|
4299 |
}
|
4300 |
|
4301 |
return length;
|
4302 |
}
|
4303 |
}
|
4304 |
|
4305 |
if (use_extend)
|
4306 |
(*info->fprintf_func) (info->stream, "0x%x", extend | 0xf000);
|
4307 |
(*info->fprintf_func) (info->stream, "0x%x", insn);
|
4308 |
info->insn_type = dis_noninsn;
|
4309 |
|
4310 |
return length;
|
4311 |
}
|
4312 |
|
4313 |
/* Disassemble an operand for a mips16 instruction. */
|
4314 |
|
4315 |
static void
|
4316 |
print_mips16_insn_arg (char type,
|
4317 |
const struct mips_opcode *op,
|
4318 |
int l,
|
4319 |
bfd_boolean use_extend,
|
4320 |
int extend,
|
4321 |
bfd_vma memaddr,
|
4322 |
struct disassemble_info *info)
|
4323 |
{
|
4324 |
switch (type)
|
4325 |
{
|
4326 |
case ',':
|
4327 |
case '(':
|
4328 |
case ')':
|
4329 |
(*info->fprintf_func) (info->stream, "%c", type);
|
4330 |
break;
|
4331 |
|
4332 |
case 'y':
|
4333 |
case 'w':
|
4334 |
(*info->fprintf_func) (info->stream, "%s",
|
4335 |
mips16_reg_names(((l >> MIPS16OP_SH_RY)
|
4336 |
& MIPS16OP_MASK_RY)));
|
4337 |
break;
|
4338 |
|
4339 |
case 'x':
|
4340 |
case 'v':
|
4341 |
(*info->fprintf_func) (info->stream, "%s",
|
4342 |
mips16_reg_names(((l >> MIPS16OP_SH_RX)
|
4343 |
& MIPS16OP_MASK_RX)));
|
4344 |
break;
|
4345 |
|
4346 |
case 'z':
|
4347 |
(*info->fprintf_func) (info->stream, "%s",
|
4348 |
mips16_reg_names(((l >> MIPS16OP_SH_RZ)
|
4349 |
& MIPS16OP_MASK_RZ)));
|
4350 |
break;
|
4351 |
|
4352 |
case 'Z':
|
4353 |
(*info->fprintf_func) (info->stream, "%s",
|
4354 |
mips16_reg_names(((l >> MIPS16OP_SH_MOVE32Z)
|
4355 |
& MIPS16OP_MASK_MOVE32Z)));
|
4356 |
break;
|
4357 |
|
4358 |
case '0':
|
4359 |
(*info->fprintf_func) (info->stream, "%s", mips_gpr_names[0]);
|
4360 |
break;
|
4361 |
|
4362 |
case 'S':
|
4363 |
(*info->fprintf_func) (info->stream, "%s", mips_gpr_names[29]);
|
4364 |
break;
|
4365 |
|
4366 |
case 'P':
|
4367 |
(*info->fprintf_func) (info->stream, "$pc");
|
4368 |
break;
|
4369 |
|
4370 |
case 'R':
|
4371 |
(*info->fprintf_func) (info->stream, "%s", mips_gpr_names[31]);
|
4372 |
break;
|
4373 |
|
4374 |
case 'X':
|
4375 |
(*info->fprintf_func) (info->stream, "%s",
|
4376 |
mips_gpr_names[((l >> MIPS16OP_SH_REGR32)
|
4377 |
& MIPS16OP_MASK_REGR32)]);
|
4378 |
break;
|
4379 |
|
4380 |
case 'Y':
|
4381 |
(*info->fprintf_func) (info->stream, "%s",
|
4382 |
mips_gpr_names[MIPS16OP_EXTRACT_REG32R (l)]);
|
4383 |
break;
|
4384 |
|
4385 |
case '<':
|
4386 |
case '>':
|
4387 |
case '[':
|
4388 |
case ']':
|
4389 |
case '4':
|
4390 |
case '5':
|
4391 |
case 'H':
|
4392 |
case 'W':
|
4393 |
case 'D':
|
4394 |
case 'j':
|
4395 |
case '6':
|
4396 |
case '8':
|
4397 |
case 'V':
|
4398 |
case 'C':
|
4399 |
case 'U':
|
4400 |
case 'k':
|
4401 |
case 'K':
|
4402 |
case 'p':
|
4403 |
case 'q':
|
4404 |
case 'A':
|
4405 |
case 'B':
|
4406 |
case 'E':
|
4407 |
{
|
4408 |
int immed, nbits, shift, signedp, extbits, pcrel, extu, branch;
|
4409 |
|
4410 |
shift = 0;
|
4411 |
signedp = 0;
|
4412 |
extbits = 16;
|
4413 |
pcrel = 0;
|
4414 |
extu = 0;
|
4415 |
branch = 0;
|
4416 |
switch (type)
|
4417 |
{
|
4418 |
case '<':
|
4419 |
nbits = 3;
|
4420 |
immed = (l >> MIPS16OP_SH_RZ) & MIPS16OP_MASK_RZ;
|
4421 |
extbits = 5;
|
4422 |
extu = 1;
|
4423 |
break;
|
4424 |
case '>':
|
4425 |
nbits = 3;
|
4426 |
immed = (l >> MIPS16OP_SH_RX) & MIPS16OP_MASK_RX;
|
4427 |
extbits = 5;
|
4428 |
extu = 1;
|
4429 |
break;
|
4430 |
case '[':
|
4431 |
nbits = 3;
|
4432 |
immed = (l >> MIPS16OP_SH_RZ) & MIPS16OP_MASK_RZ;
|
4433 |
extbits = 6;
|
4434 |
extu = 1;
|
4435 |
break;
|
4436 |
case ']':
|
4437 |
nbits = 3;
|
4438 |
immed = (l >> MIPS16OP_SH_RX) & MIPS16OP_MASK_RX;
|
4439 |
extbits = 6;
|
4440 |
extu = 1;
|
4441 |
break;
|
4442 |
case '4':
|
4443 |
nbits = 4;
|
4444 |
immed = (l >> MIPS16OP_SH_IMM4) & MIPS16OP_MASK_IMM4;
|
4445 |
signedp = 1;
|
4446 |
extbits = 15;
|
4447 |
break;
|
4448 |
case '5':
|
4449 |
nbits = 5;
|
4450 |
immed = (l >> MIPS16OP_SH_IMM5) & MIPS16OP_MASK_IMM5;
|
4451 |
info->insn_type = dis_dref;
|
4452 |
info->data_size = 1;
|
4453 |
break;
|
4454 |
case 'H':
|
4455 |
nbits = 5;
|
4456 |
shift = 1;
|
4457 |
immed = (l >> MIPS16OP_SH_IMM5) & MIPS16OP_MASK_IMM5;
|
4458 |
info->insn_type = dis_dref;
|
4459 |
info->data_size = 2;
|
4460 |
break;
|
4461 |
case 'W':
|
4462 |
nbits = 5;
|
4463 |
shift = 2;
|
4464 |
immed = (l >> MIPS16OP_SH_IMM5) & MIPS16OP_MASK_IMM5;
|
4465 |
if ((op->pinfo & MIPS16_INSN_READ_PC) == 0
|
4466 |
&& (op->pinfo & MIPS16_INSN_READ_SP) == 0)
|
4467 |
{
|
4468 |
info->insn_type = dis_dref;
|
4469 |
info->data_size = 4;
|
4470 |
}
|
4471 |
break;
|
4472 |
case 'D':
|
4473 |
nbits = 5;
|
4474 |
shift = 3;
|
4475 |
immed = (l >> MIPS16OP_SH_IMM5) & MIPS16OP_MASK_IMM5;
|
4476 |
info->insn_type = dis_dref;
|
4477 |
info->data_size = 8;
|
4478 |
break;
|
4479 |
case 'j':
|
4480 |
nbits = 5;
|
4481 |
immed = (l >> MIPS16OP_SH_IMM5) & MIPS16OP_MASK_IMM5;
|
4482 |
signedp = 1;
|
4483 |
break;
|
4484 |
case '6':
|
4485 |
nbits = 6;
|
4486 |
immed = (l >> MIPS16OP_SH_IMM6) & MIPS16OP_MASK_IMM6;
|
4487 |
break;
|
4488 |
case '8':
|
4489 |
nbits = 8;
|
4490 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4491 |
break;
|
4492 |
case 'V':
|
4493 |
nbits = 8;
|
4494 |
shift = 2;
|
4495 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4496 |
/* FIXME: This might be lw, or it might be addiu to $sp or
|
4497 |
$pc. We assume it's load. */
|
4498 |
info->insn_type = dis_dref;
|
4499 |
info->data_size = 4;
|
4500 |
break;
|
4501 |
case 'C':
|
4502 |
nbits = 8;
|
4503 |
shift = 3;
|
4504 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4505 |
info->insn_type = dis_dref;
|
4506 |
info->data_size = 8;
|
4507 |
break;
|
4508 |
case 'U':
|
4509 |
nbits = 8;
|
4510 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4511 |
extu = 1;
|
4512 |
break;
|
4513 |
case 'k':
|
4514 |
nbits = 8;
|
4515 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4516 |
signedp = 1;
|
4517 |
break;
|
4518 |
case 'K':
|
4519 |
nbits = 8;
|
4520 |
shift = 3;
|
4521 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4522 |
signedp = 1;
|
4523 |
break;
|
4524 |
case 'p':
|
4525 |
nbits = 8;
|
4526 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4527 |
signedp = 1;
|
4528 |
pcrel = 1;
|
4529 |
branch = 1;
|
4530 |
info->insn_type = dis_condbranch;
|
4531 |
break;
|
4532 |
case 'q':
|
4533 |
nbits = 11;
|
4534 |
immed = (l >> MIPS16OP_SH_IMM11) & MIPS16OP_MASK_IMM11;
|
4535 |
signedp = 1;
|
4536 |
pcrel = 1;
|
4537 |
branch = 1;
|
4538 |
info->insn_type = dis_branch;
|
4539 |
break;
|
4540 |
case 'A':
|
4541 |
nbits = 8;
|
4542 |
shift = 2;
|
4543 |
immed = (l >> MIPS16OP_SH_IMM8) & MIPS16OP_MASK_IMM8;
|
4544 |
pcrel = 1;
|
4545 |
/* FIXME: This can be lw or la. We assume it is lw. */
|
4546 |
info->insn_type = dis_dref;
|
4547 |
info->data_size = 4;
|
4548 |
break;
|
4549 |
case 'B':
|
4550 |
nbits = 5;
|
4551 |
shift = 3;
|
4552 |
immed = (l >> MIPS16OP_SH_IMM5) & MIPS16OP_MASK_IMM5;
|
4553 |
pcrel = 1;
|
4554 |
info->insn_type = dis_dref;
|
4555 |
info->data_size = 8;
|
4556 |
break;
|
4557 |
case 'E':
|
4558 |
nbits = 5;
|
4559 |
shift = 2;
|
4560 |
immed = (l >> MIPS16OP_SH_IMM5) & MIPS16OP_MASK_IMM5;
|
4561 |
pcrel = 1;
|
4562 |
break;
|
4563 |
default:
|
4564 |
abort ();
|
4565 |
}
|
4566 |
|
4567 |
if (! use_extend)
|
4568 |
{
|
4569 |
if (signedp && immed >= (1 << (nbits - 1)))
|
4570 |
immed -= 1 << nbits;
|
4571 |
immed <<= shift;
|
4572 |
if ((type == '<' || type == '>' || type == '[' || type == ']')
|
4573 |
&& immed == 0)
|
4574 |
immed = 8;
|
4575 |
}
|
4576 |
else
|
4577 |
{
|
4578 |
if (extbits == 16)
|
4579 |
immed |= ((extend & 0x1f) << 11) | (extend & 0x7e0);
|
4580 |
else if (extbits == 15)
|
4581 |
immed |= ((extend & 0xf) << 11) | (extend & 0x7f0);
|
4582 |
else
|
4583 |
immed = ((extend >> 6) & 0x1f) | (extend & 0x20);
|
4584 |
immed &= (1 << extbits) - 1;
|
4585 |
if (! extu && immed >= (1 << (extbits - 1)))
|
4586 |
immed -= 1 << extbits;
|
4587 |
}
|
4588 |
|
4589 |
if (! pcrel)
|
4590 |
(*info->fprintf_func) (info->stream, "%d", immed);
|
4591 |
else
|
4592 |
{
|
4593 |
bfd_vma baseaddr;
|
4594 |
|
4595 |
if (branch)
|
4596 |
{
|
4597 |
immed *= 2;
|
4598 |
baseaddr = memaddr + 2;
|
4599 |
}
|
4600 |
else if (use_extend)
|
4601 |
baseaddr = memaddr - 2;
|
4602 |
else
|
4603 |
{
|
4604 |
int status;
|
4605 |
bfd_byte buffer[2];
|
4606 |
|
4607 |
baseaddr = memaddr;
|
4608 |
|
4609 |
/* If this instruction is in the delay slot of a jr
|
4610 |
instruction, the base address is the address of the
|
4611 |
jr instruction. If it is in the delay slot of jalr
|
4612 |
instruction, the base address is the address of the
|
4613 |
jalr instruction. This test is unreliable: we have
|
4614 |
no way of knowing whether the previous word is
|
4615 |
instruction or data. */
|
4616 |
status = (*info->read_memory_func) (memaddr - 4, buffer, 2,
|
4617 |
info);
|
4618 |
if (status == 0
|
4619 |
&& (((info->endian == BFD_ENDIAN_BIG
|
4620 |
? bfd_getb16 (buffer)
|
4621 |
: bfd_getl16 (buffer))
|
4622 |
& 0xf800) == 0x1800))
|
4623 |
baseaddr = memaddr - 4;
|
4624 |
else
|
4625 |
{
|
4626 |
status = (*info->read_memory_func) (memaddr - 2, buffer,
|
4627 |
2, info);
|
4628 |
if (status == 0
|
4629 |
&& (((info->endian == BFD_ENDIAN_BIG
|
4630 |
? bfd_getb16 (buffer)
|
4631 |
: bfd_getl16 (buffer))
|
4632 |
& 0xf81f) == 0xe800))
|
4633 |
baseaddr = memaddr - 2;
|
4634 |
}
|
4635 |
}
|
4636 |
info->target = (baseaddr & ~((1 << shift) - 1)) + immed;
|
4637 |
if (pcrel && branch
|
4638 |
&& info->flavour == bfd_target_unknown_flavour)
|
4639 |
/* For gdb disassembler, maintain odd address. */
|
4640 |
info->target |= 1;
|
4641 |
(*info->print_address_func) (info->target, info);
|
4642 |
}
|
4643 |
}
|
4644 |
break;
|
4645 |
|
4646 |
case 'a':
|
4647 |
{
|
4648 |
int jalx = l & 0x400;
|
4649 |
|
4650 |
if (! use_extend)
|
4651 |
extend = 0;
|
4652 |
l = ((l & 0x1f) << 23) | ((l & 0x3e0) << 13) | (extend << 2);
|
4653 |
if (!jalx && info->flavour == bfd_target_unknown_flavour)
|
4654 |
/* For gdb disassembler, maintain odd address. */
|
4655 |
l |= 1;
|
4656 |
}
|
4657 |
info->target = ((memaddr + 4) & ~(bfd_vma) 0x0fffffff) | l;
|
4658 |
(*info->print_address_func) (info->target, info);
|
4659 |
info->insn_type = dis_jsr;
|
4660 |
info->branch_delay_insns = 1;
|
4661 |
break;
|
4662 |
|
4663 |
case 'l':
|
4664 |
case 'L':
|
4665 |
{
|
4666 |
int need_comma, amask, smask;
|
4667 |
|
4668 |
need_comma = 0;
|
4669 |
|
4670 |
l = (l >> MIPS16OP_SH_IMM6) & MIPS16OP_MASK_IMM6;
|
4671 |
|
4672 |
amask = (l >> 3) & 7;
|
4673 |
|
4674 |
if (amask > 0 && amask < 5)
|
4675 |
{
|
4676 |
(*info->fprintf_func) (info->stream, "%s", mips_gpr_names[4]);
|
4677 |
if (amask > 1)
|
4678 |
(*info->fprintf_func) (info->stream, "-%s",
|
4679 |
mips_gpr_names[amask + 3]);
|
4680 |
need_comma = 1;
|
4681 |
}
|
4682 |
|
4683 |
smask = (l >> 1) & 3;
|
4684 |
if (smask == 3)
|
4685 |
{
|
4686 |
(*info->fprintf_func) (info->stream, "%s??",
|
4687 |
need_comma ? "," : "");
|
4688 |
need_comma = 1;
|
4689 |
}
|
4690 |
else if (smask > 0)
|
4691 |
{
|
4692 |
(*info->fprintf_func) (info->stream, "%s%s",
|
4693 |
need_comma ? "," : "",
|
4694 |
mips_gpr_names[16]);
|
4695 |
if (smask > 1)
|
4696 |
(*info->fprintf_func) (info->stream, "-%s",
|
4697 |
mips_gpr_names[smask + 15]);
|
4698 |
need_comma = 1;
|
4699 |
}
|
4700 |
|
4701 |
if (l & 1)
|
4702 |
{
|
4703 |
(*info->fprintf_func) (info->stream, "%s%s",
|
4704 |
need_comma ? "," : "",
|
4705 |
mips_gpr_names[31]);
|
4706 |
need_comma = 1;
|
4707 |
}
|
4708 |
|
4709 |
if (amask == 5 || amask == 6)
|
4710 |
{
|
4711 |
(*info->fprintf_func) (info->stream, "%s$f0",
|
4712 |
need_comma ? "," : "");
|
4713 |
if (amask == 6)
|
4714 |
(*info->fprintf_func) (info->stream, "-$f1");
|
4715 |
}
|
4716 |
}
|
4717 |
break;
|
4718 |
|
4719 |
case 'm':
|
4720 |
case 'M':
|
4721 |
/* MIPS16e save/restore. */
|
4722 |
{
|
4723 |
int need_comma = 0;
|
4724 |
int amask, args, statics;
|
4725 |
int nsreg, smask;
|
4726 |
int framesz;
|
4727 |
int i, j;
|
4728 |
|
4729 |
l = l & 0x7f;
|
4730 |
if (use_extend)
|
4731 |
l |= extend << 16;
|
4732 |
|
4733 |
amask = (l >> 16) & 0xf;
|
4734 |
if (amask == MIPS16_ALL_ARGS)
|
4735 |
{
|
4736 |
args = 4;
|
4737 |
statics = 0;
|
4738 |
}
|
4739 |
else if (amask == MIPS16_ALL_STATICS)
|
4740 |
{
|
4741 |
args = 0;
|
4742 |
statics = 4;
|
4743 |
}
|
4744 |
else
|
4745 |
{
|
4746 |
args = amask >> 2;
|
4747 |
statics = amask & 3;
|
4748 |
}
|
4749 |
|
4750 |
if (args > 0) {
|
4751 |
(*info->fprintf_func) (info->stream, "%s", mips_gpr_names[4]);
|
4752 |
if (args > 1)
|
4753 |
(*info->fprintf_func) (info->stream, "-%s",
|
4754 |
mips_gpr_names[4 + args - 1]);
|
4755 |
need_comma = 1;
|
4756 |
}
|
4757 |
|
4758 |
framesz = (((l >> 16) & 0xf0) | (l & 0x0f)) * 8;
|
4759 |
if (framesz == 0 && !use_extend)
|
4760 |
framesz = 128;
|
4761 |
|
4762 |
(*info->fprintf_func) (info->stream, "%s%d",
|
4763 |
need_comma ? "," : "",
|
4764 |
framesz);
|
4765 |
|
4766 |
if (l & 0x40) /* $ra */
|
4767 |
(*info->fprintf_func) (info->stream, ",%s", mips_gpr_names[31]);
|
4768 |
|
4769 |
nsreg = (l >> 24) & 0x7;
|
4770 |
smask = 0;
|
4771 |
if (l & 0x20) /* $s0 */
|
4772 |
smask |= 1 << 0;
|
4773 |
if (l & 0x10) /* $s1 */
|
4774 |
smask |= 1 << 1;
|
4775 |
if (nsreg > 0) /* $s2-$s8 */
|
4776 |
smask |= ((1 << nsreg) - 1) << 2;
|
4777 |
|
4778 |
/* Find first set static reg bit. */
|
4779 |
for (i = 0; i < 9; i++)
|
4780 |
{
|
4781 |
if (smask & (1 << i))
|
4782 |
{
|
4783 |
(*info->fprintf_func) (info->stream, ",%s",
|
4784 |
mips_gpr_names[i == 8 ? 30 : (16 + i)]);
|
4785 |
/* Skip over string of set bits. */
|
4786 |
for (j = i; smask & (2 << j); j++)
|
4787 |
continue;
|
4788 |
if (j > i)
|
4789 |
(*info->fprintf_func) (info->stream, "-%s",
|
4790 |
mips_gpr_names[j == 8 ? 30 : (16 + j)]);
|
4791 |
i = j + 1;
|
4792 |
}
|
4793 |
}
|
4794 |
|
4795 |
/* Statics $ax - $a3. */
|
4796 |
if (statics == 1)
|
4797 |
(*info->fprintf_func) (info->stream, ",%s", mips_gpr_names[7]);
|
4798 |
else if (statics > 0)
|
4799 |
(*info->fprintf_func) (info->stream, ",%s-%s",
|
4800 |
mips_gpr_names[7 - statics + 1],
|
4801 |
mips_gpr_names[7]);
|
4802 |
}
|
4803 |
break;
|
4804 |
|
4805 |
default:
|
4806 |
/* xgettext:c-format */
|
4807 |
(*info->fprintf_func)
|
4808 |
(info->stream,
|
4809 |
_("# internal disassembler error, unrecognised modifier (%c)"),
|
4810 |
type);
|
4811 |
abort ();
|
4812 |
}
|
4813 |
}
|
4814 |
#endif
|
4815 |
|
4816 |
void
|
4817 |
print_mips_disassembler_options (FILE *stream) |
4818 |
{ |
4819 |
unsigned int i; |
4820 |
|
4821 |
fprintf (stream, _("\n\
|
4822 |
The following MIPS specific disassembler options are supported for use\n\
|
4823 |
with the -M switch (multiple options should be separated by commas):\n"));
|
4824 |
|
4825 |
fprintf (stream, _("\n\
|
4826 |
gpr-names=ABI Print GPR names according to specified ABI.\n\
|
4827 |
Default: based on binary being disassembled.\n"));
|
4828 |
|
4829 |
fprintf (stream, _("\n\
|
4830 |
fpr-names=ABI Print FPR names according to specified ABI.\n\
|
4831 |
Default: numeric.\n"));
|
4832 |
|
4833 |
fprintf (stream, _("\n\
|
4834 |
cp0-names=ARCH Print CP0 register names according to\n\
|
4835 |
specified architecture.\n\
|
4836 |
Default: based on binary being disassembled.\n"));
|
4837 |
|
4838 |
fprintf (stream, _("\n\
|
4839 |
hwr-names=ARCH Print HWR names according to specified \n\
|
4840 |
architecture.\n\
|
4841 |
Default: based on binary being disassembled.\n"));
|
4842 |
|
4843 |
fprintf (stream, _("\n\
|
4844 |
reg-names=ABI Print GPR and FPR names according to\n\
|
4845 |
specified ABI.\n"));
|
4846 |
|
4847 |
fprintf (stream, _("\n\
|
4848 |
reg-names=ARCH Print CP0 register and HWR names according to\n\
|
4849 |
specified architecture.\n"));
|
4850 |
|
4851 |
fprintf (stream, _("\n\
|
4852 |
For the options above, the following values are supported for \"ABI\":\n\
|
4853 |
"));
|
4854 |
for (i = 0; i < ARRAY_SIZE (mips_abi_choices); i++) |
4855 |
fprintf (stream, " %s", mips_abi_choices[i].name);
|
4856 |
fprintf (stream, _("\n"));
|
4857 |
|
4858 |
fprintf (stream, _("\n\
|
4859 |
For the options above, The following values are supported for \"ARCH\":\n\
|
4860 |
"));
|
4861 |
for (i = 0; i < ARRAY_SIZE (mips_arch_choices); i++) |
4862 |
if (*mips_arch_choices[i].name != '\0') |
4863 |
fprintf (stream, " %s", mips_arch_choices[i].name);
|
4864 |
fprintf (stream, _("\n"));
|
4865 |
|
4866 |
fprintf (stream, _("\n"));
|
4867 |
} |