root / target-cris / mmu.c @ 877d8ad7
History | View | Annotate | Download (8.8 kB)
1 | 94cff60a | ths | /*
|
---|---|---|---|
2 | 94cff60a | ths | * CRIS mmu emulation.
|
3 | 94cff60a | ths | *
|
4 | 94cff60a | ths | * Copyright (c) 2007 AXIS Communications AB
|
5 | 94cff60a | ths | * Written by Edgar E. Iglesias.
|
6 | 94cff60a | ths | *
|
7 | 94cff60a | ths | * This library is free software; you can redistribute it and/or
|
8 | 94cff60a | ths | * modify it under the terms of the GNU Lesser General Public
|
9 | 94cff60a | ths | * License as published by the Free Software Foundation; either
|
10 | 94cff60a | ths | * version 2 of the License, or (at your option) any later version.
|
11 | 94cff60a | ths | *
|
12 | 94cff60a | ths | * This library is distributed in the hope that it will be useful,
|
13 | 94cff60a | ths | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
14 | 94cff60a | ths | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
15 | 94cff60a | ths | * Lesser General Public License for more details.
|
16 | 94cff60a | ths | *
|
17 | 94cff60a | ths | * You should have received a copy of the GNU Lesser General Public
|
18 | 94cff60a | ths | * License along with this library; if not, write to the Free Software
|
19 | 94cff60a | ths | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
20 | 94cff60a | ths | */
|
21 | 94cff60a | ths | |
22 | 94cff60a | ths | #ifndef CONFIG_USER_ONLY
|
23 | 94cff60a | ths | |
24 | 94cff60a | ths | #include <stdio.h> |
25 | 94cff60a | ths | #include <string.h> |
26 | 94cff60a | ths | #include <stdlib.h> |
27 | 94cff60a | ths | |
28 | 94cff60a | ths | #include "config.h" |
29 | 94cff60a | ths | #include "cpu.h" |
30 | 94cff60a | ths | #include "mmu.h" |
31 | 94cff60a | ths | #include "exec-all.h" |
32 | 94cff60a | ths | |
33 | 786c02f1 | edgar_igl | #define D(x)
|
34 | 94cff60a | ths | |
35 | 44cd42ee | edgar_igl | void cris_mmu_init(CPUState *env)
|
36 | 44cd42ee | edgar_igl | { |
37 | 44cd42ee | edgar_igl | env->mmu_rand_lfsr = 0xcccc;
|
38 | 44cd42ee | edgar_igl | } |
39 | 44cd42ee | edgar_igl | |
40 | 44cd42ee | edgar_igl | #define SR_POLYNOM 0x8805 |
41 | 44cd42ee | edgar_igl | static inline unsigned int compute_polynom(unsigned int sr) |
42 | 44cd42ee | edgar_igl | { |
43 | 44cd42ee | edgar_igl | unsigned int i; |
44 | 44cd42ee | edgar_igl | unsigned int f; |
45 | 44cd42ee | edgar_igl | |
46 | 44cd42ee | edgar_igl | f = 0;
|
47 | 44cd42ee | edgar_igl | for (i = 0; i < 16; i++) |
48 | 44cd42ee | edgar_igl | f += ((SR_POLYNOM >> i) & 1) & ((sr >> i) & 1); |
49 | 44cd42ee | edgar_igl | |
50 | 44cd42ee | edgar_igl | return f;
|
51 | 44cd42ee | edgar_igl | } |
52 | 44cd42ee | edgar_igl | |
53 | ef29a70d | edgar_igl | static inline int cris_mmu_enabled(uint32_t rw_gc_cfg) |
54 | 94cff60a | ths | { |
55 | 94cff60a | ths | return (rw_gc_cfg & 12) != 0; |
56 | 94cff60a | ths | } |
57 | 94cff60a | ths | |
58 | ef29a70d | edgar_igl | static inline int cris_mmu_segmented_addr(int seg, uint32_t rw_mm_cfg) |
59 | 94cff60a | ths | { |
60 | 94cff60a | ths | return (1 << seg) & rw_mm_cfg; |
61 | 94cff60a | ths | } |
62 | 94cff60a | ths | |
63 | 94cff60a | ths | static uint32_t cris_mmu_translate_seg(CPUState *env, int seg) |
64 | 94cff60a | ths | { |
65 | 94cff60a | ths | uint32_t base; |
66 | 94cff60a | ths | int i;
|
67 | 94cff60a | ths | |
68 | 94cff60a | ths | if (seg < 8) |
69 | 94cff60a | ths | base = env->sregs[SFR_RW_MM_KBASE_LO]; |
70 | 94cff60a | ths | else
|
71 | 94cff60a | ths | base = env->sregs[SFR_RW_MM_KBASE_HI]; |
72 | 94cff60a | ths | |
73 | 94cff60a | ths | i = seg & 7;
|
74 | 94cff60a | ths | base >>= i * 4;
|
75 | 94cff60a | ths | base &= 15;
|
76 | 94cff60a | ths | |
77 | 94cff60a | ths | base <<= 28;
|
78 | 94cff60a | ths | return base;
|
79 | 94cff60a | ths | } |
80 | 94cff60a | ths | /* Used by the tlb decoder. */
|
81 | 94cff60a | ths | #define EXTRACT_FIELD(src, start, end) \
|
82 | 786c02f1 | edgar_igl | (((src) >> start) & ((1 << (end - start + 1)) - 1)) |
83 | 786c02f1 | edgar_igl | |
84 | 786c02f1 | edgar_igl | static inline void set_field(uint32_t *dst, unsigned int val, |
85 | 786c02f1 | edgar_igl | unsigned int offset, unsigned int width) |
86 | 786c02f1 | edgar_igl | { |
87 | 786c02f1 | edgar_igl | uint32_t mask; |
88 | 786c02f1 | edgar_igl | |
89 | 786c02f1 | edgar_igl | mask = (1 << width) - 1; |
90 | 786c02f1 | edgar_igl | mask <<= offset; |
91 | 786c02f1 | edgar_igl | val <<= offset; |
92 | 786c02f1 | edgar_igl | |
93 | 786c02f1 | edgar_igl | val &= mask; |
94 | 786c02f1 | edgar_igl | *dst &= ~(mask); |
95 | 786c02f1 | edgar_igl | *dst |= val; |
96 | 786c02f1 | edgar_igl | } |
97 | 94cff60a | ths | |
98 | b41f7df0 | edgar_igl | static void dump_tlb(CPUState *env, int mmu) |
99 | b41f7df0 | edgar_igl | { |
100 | b41f7df0 | edgar_igl | int set;
|
101 | b41f7df0 | edgar_igl | int idx;
|
102 | b41f7df0 | edgar_igl | uint32_t hi, lo, tlb_vpn, tlb_pfn; |
103 | b41f7df0 | edgar_igl | |
104 | b41f7df0 | edgar_igl | for (set = 0; set < 4; set++) { |
105 | b41f7df0 | edgar_igl | for (idx = 0; idx < 16; idx++) { |
106 | b41f7df0 | edgar_igl | lo = env->tlbsets[mmu][set][idx].lo; |
107 | b41f7df0 | edgar_igl | hi = env->tlbsets[mmu][set][idx].hi; |
108 | b41f7df0 | edgar_igl | tlb_vpn = EXTRACT_FIELD(hi, 13, 31); |
109 | b41f7df0 | edgar_igl | tlb_pfn = EXTRACT_FIELD(lo, 13, 31); |
110 | b41f7df0 | edgar_igl | |
111 | b41f7df0 | edgar_igl | printf ("TLB: [%d][%d] hi=%x lo=%x v=%x p=%x\n",
|
112 | b41f7df0 | edgar_igl | set, idx, hi, lo, tlb_vpn, tlb_pfn); |
113 | b41f7df0 | edgar_igl | } |
114 | b41f7df0 | edgar_igl | } |
115 | b41f7df0 | edgar_igl | } |
116 | b41f7df0 | edgar_igl | |
117 | b41f7df0 | edgar_igl | /* rw 0 = read, 1 = write, 2 = exec. */
|
118 | 94cff60a | ths | static int cris_mmu_translate_page(struct cris_mmu_result_t *res, |
119 | 94cff60a | ths | CPUState *env, uint32_t vaddr, |
120 | 94cff60a | ths | int rw, int usermode) |
121 | 94cff60a | ths | { |
122 | 94cff60a | ths | unsigned int vpage; |
123 | 94cff60a | ths | unsigned int idx; |
124 | 94cff60a | ths | uint32_t lo, hi; |
125 | 786c02f1 | edgar_igl | uint32_t tlb_vpn, tlb_pfn = 0;
|
126 | 786c02f1 | edgar_igl | int tlb_pid, tlb_g, tlb_v, tlb_k, tlb_w, tlb_x;
|
127 | 786c02f1 | edgar_igl | int cfg_v, cfg_k, cfg_w, cfg_x;
|
128 | b41f7df0 | edgar_igl | int set, match = 0; |
129 | 786c02f1 | edgar_igl | uint32_t r_cause; |
130 | 786c02f1 | edgar_igl | uint32_t r_cfg; |
131 | 786c02f1 | edgar_igl | int rwcause;
|
132 | b41f7df0 | edgar_igl | int mmu = 1; /* Data mmu is default. */ |
133 | b41f7df0 | edgar_igl | int vect_base;
|
134 | 786c02f1 | edgar_igl | |
135 | 786c02f1 | edgar_igl | r_cause = env->sregs[SFR_R_MM_CAUSE]; |
136 | 786c02f1 | edgar_igl | r_cfg = env->sregs[SFR_RW_MM_CFG]; |
137 | b41f7df0 | edgar_igl | |
138 | b41f7df0 | edgar_igl | switch (rw) {
|
139 | b41f7df0 | edgar_igl | case 2: rwcause = CRIS_MMU_ERR_EXEC; mmu = 0; break; |
140 | b41f7df0 | edgar_igl | case 1: rwcause = CRIS_MMU_ERR_WRITE; break; |
141 | b41f7df0 | edgar_igl | default:
|
142 | b41f7df0 | edgar_igl | case 0: rwcause = CRIS_MMU_ERR_READ; break; |
143 | b41f7df0 | edgar_igl | } |
144 | b41f7df0 | edgar_igl | |
145 | b41f7df0 | edgar_igl | /* I exception vectors 4 - 7, D 8 - 11. */
|
146 | b41f7df0 | edgar_igl | vect_base = (mmu + 1) * 4; |
147 | 94cff60a | ths | |
148 | 94cff60a | ths | vpage = vaddr >> 13;
|
149 | 94cff60a | ths | |
150 | 94cff60a | ths | /* We know the index which to check on each set.
|
151 | 94cff60a | ths | Scan both I and D. */
|
152 | 786c02f1 | edgar_igl | #if 0
|
153 | b41f7df0 | edgar_igl | for (set = 0; set < 4; set++) {
|
154 | b41f7df0 | edgar_igl | for (idx = 0; idx < 16; idx++) {
|
155 | b41f7df0 | edgar_igl | lo = env->tlbsets[mmu][set][idx].lo;
|
156 | b41f7df0 | edgar_igl | hi = env->tlbsets[mmu][set][idx].hi;
|
157 | 786c02f1 | edgar_igl | tlb_vpn = EXTRACT_FIELD(hi, 13, 31);
|
158 | 786c02f1 | edgar_igl | tlb_pfn = EXTRACT_FIELD(lo, 13, 31);
|
159 | 786c02f1 | edgar_igl | |
160 | 786c02f1 | edgar_igl | printf ("TLB: [%d][%d] hi=%x lo=%x v=%x p=%x\n",
|
161 | b41f7df0 | edgar_igl | set, idx, hi, lo, tlb_vpn, tlb_pfn);
|
162 | 786c02f1 | edgar_igl | }
|
163 | 786c02f1 | edgar_igl | }
|
164 | 786c02f1 | edgar_igl | #endif
|
165 | b41f7df0 | edgar_igl | |
166 | b41f7df0 | edgar_igl | idx = vpage & 15;
|
167 | b41f7df0 | edgar_igl | for (set = 0; set < 4; set++) |
168 | 94cff60a | ths | { |
169 | b41f7df0 | edgar_igl | lo = env->tlbsets[mmu][set][idx].lo; |
170 | b41f7df0 | edgar_igl | hi = env->tlbsets[mmu][set][idx].hi; |
171 | 94cff60a | ths | |
172 | 786c02f1 | edgar_igl | tlb_vpn = EXTRACT_FIELD(hi, 13, 31); |
173 | 44cd42ee | edgar_igl | tlb_pid = EXTRACT_FIELD(hi, 0, 7); |
174 | 786c02f1 | edgar_igl | tlb_pfn = EXTRACT_FIELD(lo, 13, 31); |
175 | 44cd42ee | edgar_igl | tlb_g = EXTRACT_FIELD(lo, 4, 4); |
176 | 94cff60a | ths | |
177 | cf1d97f0 | edgar_igl | D(fprintf(logfile, |
178 | cf1d97f0 | edgar_igl | "TLB[%d][%d][%d] v=%x vpage=%x->pfn=%x lo=%x hi=%x\n",
|
179 | cf1d97f0 | edgar_igl | mmu, set, idx, tlb_vpn, vpage, tlb_pfn, lo, hi)); |
180 | 44cd42ee | edgar_igl | if ((tlb_g || (tlb_pid == (env->pregs[PR_PID] & 0xff))) |
181 | 44cd42ee | edgar_igl | && tlb_vpn == vpage) { |
182 | 94cff60a | ths | match = 1;
|
183 | 94cff60a | ths | break;
|
184 | 94cff60a | ths | } |
185 | 94cff60a | ths | } |
186 | 94cff60a | ths | |
187 | b41f7df0 | edgar_igl | res->bf_vec = vect_base; |
188 | 94cff60a | ths | if (match) {
|
189 | 786c02f1 | edgar_igl | cfg_w = EXTRACT_FIELD(r_cfg, 19, 19); |
190 | 786c02f1 | edgar_igl | cfg_k = EXTRACT_FIELD(r_cfg, 18, 18); |
191 | 786c02f1 | edgar_igl | cfg_x = EXTRACT_FIELD(r_cfg, 17, 17); |
192 | 786c02f1 | edgar_igl | cfg_v = EXTRACT_FIELD(r_cfg, 16, 16); |
193 | 786c02f1 | edgar_igl | |
194 | 786c02f1 | edgar_igl | tlb_pfn = EXTRACT_FIELD(lo, 13, 31); |
195 | 786c02f1 | edgar_igl | tlb_v = EXTRACT_FIELD(lo, 3, 3); |
196 | 786c02f1 | edgar_igl | tlb_k = EXTRACT_FIELD(lo, 2, 2); |
197 | 786c02f1 | edgar_igl | tlb_w = EXTRACT_FIELD(lo, 1, 1); |
198 | 786c02f1 | edgar_igl | tlb_x = EXTRACT_FIELD(lo, 0, 0); |
199 | 786c02f1 | edgar_igl | |
200 | 786c02f1 | edgar_igl | /*
|
201 | 786c02f1 | edgar_igl | set_exception_vector(0x04, i_mmu_refill);
|
202 | 786c02f1 | edgar_igl | set_exception_vector(0x05, i_mmu_invalid);
|
203 | 786c02f1 | edgar_igl | set_exception_vector(0x06, i_mmu_access);
|
204 | 786c02f1 | edgar_igl | set_exception_vector(0x07, i_mmu_execute);
|
205 | 786c02f1 | edgar_igl | set_exception_vector(0x08, d_mmu_refill);
|
206 | 786c02f1 | edgar_igl | set_exception_vector(0x09, d_mmu_invalid);
|
207 | 786c02f1 | edgar_igl | set_exception_vector(0x0a, d_mmu_access);
|
208 | 786c02f1 | edgar_igl | set_exception_vector(0x0b, d_mmu_write);
|
209 | 786c02f1 | edgar_igl | */
|
210 | 44cd42ee | edgar_igl | if (cfg_k && tlb_k && usermode) {
|
211 | ef29a70d | edgar_igl | D(printf ("tlb: kernel protected %x lo=%x pc=%x\n",
|
212 | ef29a70d | edgar_igl | vaddr, lo, env->pc)); |
213 | ef29a70d | edgar_igl | match = 0;
|
214 | ef29a70d | edgar_igl | res->bf_vec = vect_base + 2;
|
215 | b41f7df0 | edgar_igl | } else if (rw == 1 && cfg_w && !tlb_w) { |
216 | ef29a70d | edgar_igl | D(printf ("tlb: write protected %x lo=%x pc=%x\n",
|
217 | ef29a70d | edgar_igl | vaddr, lo, env->pc)); |
218 | ef29a70d | edgar_igl | match = 0;
|
219 | ef29a70d | edgar_igl | /* write accesses never go through the I mmu. */
|
220 | ef29a70d | edgar_igl | res->bf_vec = vect_base + 3;
|
221 | ef29a70d | edgar_igl | } else if (rw == 2 && cfg_x && !tlb_x) { |
222 | ef29a70d | edgar_igl | D(printf ("tlb: exec protected %x lo=%x pc=%x\n",
|
223 | ef29a70d | edgar_igl | vaddr, lo, env->pc)); |
224 | 786c02f1 | edgar_igl | match = 0;
|
225 | b41f7df0 | edgar_igl | res->bf_vec = vect_base + 3;
|
226 | b41f7df0 | edgar_igl | } else if (cfg_v && !tlb_v) { |
227 | b41f7df0 | edgar_igl | D(printf ("tlb: invalid %x\n", vaddr));
|
228 | 786c02f1 | edgar_igl | match = 0;
|
229 | b41f7df0 | edgar_igl | res->bf_vec = vect_base + 1;
|
230 | 786c02f1 | edgar_igl | } |
231 | 786c02f1 | edgar_igl | |
232 | b41f7df0 | edgar_igl | res->prot = 0;
|
233 | b41f7df0 | edgar_igl | if (match) {
|
234 | b41f7df0 | edgar_igl | res->prot |= PAGE_READ; |
235 | b41f7df0 | edgar_igl | if (tlb_w)
|
236 | b41f7df0 | edgar_igl | res->prot |= PAGE_WRITE; |
237 | b41f7df0 | edgar_igl | if (tlb_x)
|
238 | b41f7df0 | edgar_igl | res->prot |= PAGE_EXEC; |
239 | b41f7df0 | edgar_igl | } |
240 | b41f7df0 | edgar_igl | else
|
241 | b41f7df0 | edgar_igl | D(dump_tlb(env, mmu)); |
242 | b41f7df0 | edgar_igl | |
243 | b41f7df0 | edgar_igl | env->sregs[SFR_RW_MM_TLB_HI] = hi; |
244 | b41f7df0 | edgar_igl | env->sregs[SFR_RW_MM_TLB_LO] = lo; |
245 | 44cd42ee | edgar_igl | } else {
|
246 | 44cd42ee | edgar_igl | /* If refill, provide a randomized set. */
|
247 | 44cd42ee | edgar_igl | set = env->mmu_rand_lfsr & 3;
|
248 | 786c02f1 | edgar_igl | } |
249 | 786c02f1 | edgar_igl | |
250 | 786c02f1 | edgar_igl | if (!match) {
|
251 | 44cd42ee | edgar_igl | unsigned int f; |
252 | 44cd42ee | edgar_igl | |
253 | 44cd42ee | edgar_igl | /* Update lfsr at every fault. */
|
254 | 44cd42ee | edgar_igl | f = compute_polynom(env->mmu_rand_lfsr); |
255 | 44cd42ee | edgar_igl | env->mmu_rand_lfsr >>= 1;
|
256 | 44cd42ee | edgar_igl | env->mmu_rand_lfsr |= (f << 15);
|
257 | 44cd42ee | edgar_igl | env->mmu_rand_lfsr &= 0xffff;
|
258 | 44cd42ee | edgar_igl | |
259 | 44cd42ee | edgar_igl | /* Compute index. */
|
260 | b41f7df0 | edgar_igl | idx = vpage & 15;
|
261 | b41f7df0 | edgar_igl | |
262 | b41f7df0 | edgar_igl | /* Update RW_MM_TLB_SEL. */
|
263 | b41f7df0 | edgar_igl | env->sregs[SFR_RW_MM_TLB_SEL] = 0;
|
264 | b41f7df0 | edgar_igl | set_field(&env->sregs[SFR_RW_MM_TLB_SEL], idx, 0, 4); |
265 | 44cd42ee | edgar_igl | set_field(&env->sregs[SFR_RW_MM_TLB_SEL], set, 4, 2); |
266 | b41f7df0 | edgar_igl | |
267 | b41f7df0 | edgar_igl | /* Update RW_MM_CAUSE. */
|
268 | b41f7df0 | edgar_igl | set_field(&r_cause, rwcause, 8, 2); |
269 | 786c02f1 | edgar_igl | set_field(&r_cause, vpage, 13, 19); |
270 | 786c02f1 | edgar_igl | set_field(&r_cause, env->pregs[PR_PID], 0, 8); |
271 | 786c02f1 | edgar_igl | env->sregs[SFR_R_MM_CAUSE] = r_cause; |
272 | b41f7df0 | edgar_igl | D(printf("refill vaddr=%x pc=%x\n", vaddr, env->pc));
|
273 | 94cff60a | ths | } |
274 | b41f7df0 | edgar_igl | |
275 | b41f7df0 | edgar_igl | |
276 | b41f7df0 | edgar_igl | D(printf ("%s rw=%d mtch=%d pc=%x va=%x vpn=%x tlbvpn=%x pfn=%x pid=%x"
|
277 | b41f7df0 | edgar_igl | " %x cause=%x sel=%x sp=%x %x %x\n",
|
278 | b41f7df0 | edgar_igl | __func__, rw, match, env->pc, |
279 | 786c02f1 | edgar_igl | vaddr, vpage, |
280 | 786c02f1 | edgar_igl | tlb_vpn, tlb_pfn, tlb_pid, |
281 | 786c02f1 | edgar_igl | env->pregs[PR_PID], |
282 | 786c02f1 | edgar_igl | r_cause, |
283 | 786c02f1 | edgar_igl | env->sregs[SFR_RW_MM_TLB_SEL], |
284 | b41f7df0 | edgar_igl | env->regs[R_SP], env->pregs[PR_USP], env->ksp)); |
285 | 786c02f1 | edgar_igl | |
286 | 786c02f1 | edgar_igl | res->pfn = tlb_pfn; |
287 | 94cff60a | ths | return !match;
|
288 | 94cff60a | ths | } |
289 | 94cff60a | ths | |
290 | cf1d97f0 | edgar_igl | void cris_mmu_flush_pid(CPUState *env, uint32_t pid)
|
291 | 786c02f1 | edgar_igl | { |
292 | cf1d97f0 | edgar_igl | target_ulong vaddr; |
293 | cf1d97f0 | edgar_igl | unsigned int idx; |
294 | cf1d97f0 | edgar_igl | uint32_t lo, hi; |
295 | cf1d97f0 | edgar_igl | uint32_t tlb_vpn; |
296 | cf1d97f0 | edgar_igl | int tlb_pid, tlb_g, tlb_v, tlb_k;
|
297 | cf1d97f0 | edgar_igl | unsigned int set; |
298 | cf1d97f0 | edgar_igl | unsigned int mmu; |
299 | cf1d97f0 | edgar_igl | |
300 | cf1d97f0 | edgar_igl | pid &= 0xff;
|
301 | cf1d97f0 | edgar_igl | for (mmu = 0; mmu < 2; mmu++) { |
302 | cf1d97f0 | edgar_igl | for (set = 0; set < 4; set++) |
303 | cf1d97f0 | edgar_igl | { |
304 | cf1d97f0 | edgar_igl | for (idx = 0; idx < 16; idx++) { |
305 | cf1d97f0 | edgar_igl | lo = env->tlbsets[mmu][set][idx].lo; |
306 | cf1d97f0 | edgar_igl | hi = env->tlbsets[mmu][set][idx].hi; |
307 | cf1d97f0 | edgar_igl | |
308 | cf1d97f0 | edgar_igl | tlb_vpn = EXTRACT_FIELD(hi, 13, 31); |
309 | cf1d97f0 | edgar_igl | tlb_pid = EXTRACT_FIELD(hi, 0, 7); |
310 | cf1d97f0 | edgar_igl | tlb_g = EXTRACT_FIELD(lo, 4, 4); |
311 | cf1d97f0 | edgar_igl | tlb_v = EXTRACT_FIELD(lo, 3, 3); |
312 | cf1d97f0 | edgar_igl | tlb_k = EXTRACT_FIELD(lo, 2, 2); |
313 | cf1d97f0 | edgar_igl | |
314 | cf1d97f0 | edgar_igl | /* Kernel protected areas need to be flushed
|
315 | cf1d97f0 | edgar_igl | as well. */
|
316 | cf1d97f0 | edgar_igl | if (tlb_v && !tlb_g) {
|
317 | cf1d97f0 | edgar_igl | vaddr = tlb_vpn << TARGET_PAGE_BITS; |
318 | cf1d97f0 | edgar_igl | D(fprintf(logfile, |
319 | cf1d97f0 | edgar_igl | "flush pid=%x vaddr=%x\n",
|
320 | cf1d97f0 | edgar_igl | pid, vaddr)); |
321 | cf1d97f0 | edgar_igl | tlb_flush_page(env, vaddr); |
322 | cf1d97f0 | edgar_igl | } |
323 | cf1d97f0 | edgar_igl | } |
324 | cf1d97f0 | edgar_igl | } |
325 | cf1d97f0 | edgar_igl | } |
326 | 786c02f1 | edgar_igl | } |
327 | 786c02f1 | edgar_igl | |
328 | 94cff60a | ths | int cris_mmu_translate(struct cris_mmu_result_t *res, |
329 | 94cff60a | ths | CPUState *env, uint32_t vaddr, |
330 | 6ebbf390 | j_mayer | int rw, int mmu_idx) |
331 | 94cff60a | ths | { |
332 | 94cff60a | ths | uint32_t phy = vaddr; |
333 | 94cff60a | ths | int seg;
|
334 | 94cff60a | ths | int miss = 0; |
335 | 786c02f1 | edgar_igl | int is_user = mmu_idx == MMU_USER_IDX;
|
336 | b41f7df0 | edgar_igl | uint32_t old_srs; |
337 | b41f7df0 | edgar_igl | |
338 | b41f7df0 | edgar_igl | old_srs= env->pregs[PR_SRS]; |
339 | b41f7df0 | edgar_igl | |
340 | b41f7df0 | edgar_igl | /* rw == 2 means exec, map the access to the insn mmu. */
|
341 | b41f7df0 | edgar_igl | env->pregs[PR_SRS] = rw == 2 ? 1 : 2; |
342 | 94cff60a | ths | |
343 | 94cff60a | ths | if (!cris_mmu_enabled(env->sregs[SFR_RW_GC_CFG])) {
|
344 | 94cff60a | ths | res->phy = vaddr; |
345 | b41f7df0 | edgar_igl | res->prot = PAGE_BITS; |
346 | b41f7df0 | edgar_igl | goto done;
|
347 | 94cff60a | ths | } |
348 | 94cff60a | ths | |
349 | 94cff60a | ths | seg = vaddr >> 28;
|
350 | 94cff60a | ths | if (cris_mmu_segmented_addr(seg, env->sregs[SFR_RW_MM_CFG]))
|
351 | 94cff60a | ths | { |
352 | 94cff60a | ths | uint32_t base; |
353 | 94cff60a | ths | |
354 | 94cff60a | ths | miss = 0;
|
355 | 94cff60a | ths | base = cris_mmu_translate_seg(env, seg); |
356 | 94cff60a | ths | phy = base | (0x0fffffff & vaddr);
|
357 | 94cff60a | ths | res->phy = phy; |
358 | b41f7df0 | edgar_igl | res->prot = PAGE_BITS; |
359 | 94cff60a | ths | } |
360 | 94cff60a | ths | else
|
361 | 94cff60a | ths | { |
362 | 94cff60a | ths | miss = cris_mmu_translate_page(res, env, vaddr, rw, is_user); |
363 | b41f7df0 | edgar_igl | phy = (res->pfn << 13);
|
364 | b41f7df0 | edgar_igl | res->phy = phy; |
365 | 94cff60a | ths | } |
366 | b41f7df0 | edgar_igl | done:
|
367 | b41f7df0 | edgar_igl | env->pregs[PR_SRS] = old_srs; |
368 | 94cff60a | ths | return miss;
|
369 | 94cff60a | ths | } |
370 | 94cff60a | ths | #endif |