root / cpu-defs.h @ 89fc88da
History | View | Annotate | Download (6.2 kB)
1 | ab93bbe2 | bellard | /*
|
---|---|---|---|
2 | ab93bbe2 | bellard | * common defines for all CPUs
|
3 | 5fafdf24 | ths | *
|
4 | ab93bbe2 | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | ab93bbe2 | bellard | *
|
6 | ab93bbe2 | bellard | * This library is free software; you can redistribute it and/or
|
7 | ab93bbe2 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | ab93bbe2 | bellard | * License as published by the Free Software Foundation; either
|
9 | ab93bbe2 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | ab93bbe2 | bellard | *
|
11 | ab93bbe2 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | ab93bbe2 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | ab93bbe2 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | ab93bbe2 | bellard | * Lesser General Public License for more details.
|
15 | ab93bbe2 | bellard | *
|
16 | ab93bbe2 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | ab93bbe2 | bellard | * License along with this library; if not, write to the Free Software
|
18 | ab93bbe2 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | ab93bbe2 | bellard | */
|
20 | ab93bbe2 | bellard | #ifndef CPU_DEFS_H
|
21 | ab93bbe2 | bellard | #define CPU_DEFS_H
|
22 | ab93bbe2 | bellard | |
23 | ab93bbe2 | bellard | #include "config.h" |
24 | ab93bbe2 | bellard | #include <setjmp.h> |
25 | ed1c0bcb | bellard | #include <inttypes.h> |
26 | ed1c0bcb | bellard | #include "osdep.h" |
27 | ab93bbe2 | bellard | |
28 | 35b66fc4 | bellard | #ifndef TARGET_LONG_BITS
|
29 | 35b66fc4 | bellard | #error TARGET_LONG_BITS must be defined before including this header
|
30 | 35b66fc4 | bellard | #endif
|
31 | 35b66fc4 | bellard | |
32 | 5fafdf24 | ths | #ifndef TARGET_PHYS_ADDR_BITS
|
33 | 4f2ac237 | bellard | #if TARGET_LONG_BITS >= HOST_LONG_BITS
|
34 | ab6d960f | bellard | #define TARGET_PHYS_ADDR_BITS TARGET_LONG_BITS
|
35 | 4f2ac237 | bellard | #else
|
36 | 4f2ac237 | bellard | #define TARGET_PHYS_ADDR_BITS HOST_LONG_BITS
|
37 | 4f2ac237 | bellard | #endif
|
38 | ab6d960f | bellard | #endif
|
39 | ab6d960f | bellard | |
40 | 35b66fc4 | bellard | #define TARGET_LONG_SIZE (TARGET_LONG_BITS / 8) |
41 | 35b66fc4 | bellard | |
42 | ab6d960f | bellard | /* target_ulong is the type of a virtual address */
|
43 | 35b66fc4 | bellard | #if TARGET_LONG_SIZE == 4 |
44 | 35b66fc4 | bellard | typedef int32_t target_long;
|
45 | 35b66fc4 | bellard | typedef uint32_t target_ulong;
|
46 | c27004ec | bellard | #define TARGET_FMT_lx "%08x" |
47 | b62b461b | j_mayer | #define TARGET_FMT_ld "%d" |
48 | 71c8b8fd | j_mayer | #define TARGET_FMT_lu "%u" |
49 | 35b66fc4 | bellard | #elif TARGET_LONG_SIZE == 8 |
50 | 35b66fc4 | bellard | typedef int64_t target_long;
|
51 | 35b66fc4 | bellard | typedef uint64_t target_ulong;
|
52 | 26a76461 | bellard | #define TARGET_FMT_lx "%016" PRIx64 |
53 | b62b461b | j_mayer | #define TARGET_FMT_ld "%" PRId64 |
54 | 71c8b8fd | j_mayer | #define TARGET_FMT_lu "%" PRIu64 |
55 | 35b66fc4 | bellard | #else
|
56 | 35b66fc4 | bellard | #error TARGET_LONG_SIZE undefined
|
57 | 35b66fc4 | bellard | #endif
|
58 | 35b66fc4 | bellard | |
59 | ab6d960f | bellard | /* target_phys_addr_t is the type of a physical address (its size can
|
60 | 4f2ac237 | bellard | be different from 'target_ulong'). We have sizeof(target_phys_addr)
|
61 | 4f2ac237 | bellard | = max(sizeof(unsigned long),
|
62 | 4f2ac237 | bellard | sizeof(size_of_target_physical_address)) because we must pass a
|
63 | 4f2ac237 | bellard | host pointer to memory operations in some cases */
|
64 | 4f2ac237 | bellard | |
65 | ab6d960f | bellard | #if TARGET_PHYS_ADDR_BITS == 32 |
66 | ab6d960f | bellard | typedef uint32_t target_phys_addr_t;
|
67 | ba13c432 | j_mayer | #define TARGET_FMT_plx "%08x" |
68 | ab6d960f | bellard | #elif TARGET_PHYS_ADDR_BITS == 64 |
69 | ab6d960f | bellard | typedef uint64_t target_phys_addr_t;
|
70 | ba13c432 | j_mayer | #define TARGET_FMT_plx "%016" PRIx64 |
71 | ab6d960f | bellard | #else
|
72 | ab6d960f | bellard | #error TARGET_PHYS_ADDR_BITS undefined
|
73 | ab6d960f | bellard | #endif
|
74 | ab6d960f | bellard | |
75 | ff7b8f5b | bellard | /* address in the RAM (different from a physical address) */
|
76 | ff7b8f5b | bellard | typedef unsigned long ram_addr_t; |
77 | ff7b8f5b | bellard | |
78 | f193c797 | bellard | #define HOST_LONG_SIZE (HOST_LONG_BITS / 8) |
79 | f193c797 | bellard | |
80 | 2be0071f | bellard | #define EXCP_INTERRUPT 0x10000 /* async interruption */ |
81 | 2be0071f | bellard | #define EXCP_HLT 0x10001 /* hlt instruction reached */ |
82 | 2be0071f | bellard | #define EXCP_DEBUG 0x10002 /* cpu stopped after a breakpoint or singlestep */ |
83 | 5a1e3cfc | bellard | #define EXCP_HALTED 0x10003 /* cpu is halted (waiting for external event) */ |
84 | ab93bbe2 | bellard | #define MAX_BREAKPOINTS 32 |
85 | 6658ffb8 | pbrook | #define MAX_WATCHPOINTS 32 |
86 | ab93bbe2 | bellard | |
87 | a316d335 | bellard | #define TB_JMP_CACHE_BITS 12 |
88 | a316d335 | bellard | #define TB_JMP_CACHE_SIZE (1 << TB_JMP_CACHE_BITS) |
89 | a316d335 | bellard | |
90 | b362e5e0 | pbrook | /* Only the bottom TB_JMP_PAGE_BITS of the jump cache hash bits vary for
|
91 | b362e5e0 | pbrook | addresses on the same page. The top bits are the same. This allows
|
92 | b362e5e0 | pbrook | TLB invalidation to quickly clear a subset of the hash table. */
|
93 | b362e5e0 | pbrook | #define TB_JMP_PAGE_BITS (TB_JMP_CACHE_BITS / 2) |
94 | b362e5e0 | pbrook | #define TB_JMP_PAGE_SIZE (1 << TB_JMP_PAGE_BITS) |
95 | b362e5e0 | pbrook | #define TB_JMP_ADDR_MASK (TB_JMP_PAGE_SIZE - 1) |
96 | b362e5e0 | pbrook | #define TB_JMP_PAGE_MASK (TB_JMP_CACHE_SIZE - TB_JMP_PAGE_SIZE)
|
97 | b362e5e0 | pbrook | |
98 | 84b7b8e7 | bellard | #define CPU_TLB_BITS 8 |
99 | 84b7b8e7 | bellard | #define CPU_TLB_SIZE (1 << CPU_TLB_BITS) |
100 | ab93bbe2 | bellard | |
101 | ab93bbe2 | bellard | typedef struct CPUTLBEntry { |
102 | 5fafdf24 | ths | /* bit 31 to TARGET_PAGE_BITS : virtual address
|
103 | db8d7466 | bellard | bit TARGET_PAGE_BITS-1..IO_MEM_SHIFT : if non zero, memory io
|
104 | db8d7466 | bellard | zone number
|
105 | db8d7466 | bellard | bit 3 : indicates that the entry is invalid
|
106 | db8d7466 | bellard | bit 2..0 : zero
|
107 | db8d7466 | bellard | */
|
108 | 5fafdf24 | ths | target_ulong addr_read; |
109 | 5fafdf24 | ths | target_ulong addr_write; |
110 | 5fafdf24 | ths | target_ulong addr_code; |
111 | db8d7466 | bellard | /* addend to virtual address to get physical address */
|
112 | 5fafdf24 | ths | target_phys_addr_t addend; |
113 | ab93bbe2 | bellard | } CPUTLBEntry; |
114 | ab93bbe2 | bellard | |
115 | 6fa4cea9 | j_mayer | /* Alpha has 4 different running levels */
|
116 | 6fa4cea9 | j_mayer | #if defined(TARGET_ALPHA)
|
117 | 6fa4cea9 | j_mayer | #define NB_MMU_MODES 4 |
118 | 6fa4cea9 | j_mayer | #elif defined(TARGET_PPC64H) /* PowerPC 64 with hypervisor mode support */ |
119 | 6fa4cea9 | j_mayer | #define NB_MMU_MODES 3 |
120 | 6fa4cea9 | j_mayer | #else
|
121 | 6fa4cea9 | j_mayer | #define NB_MMU_MODES 2 |
122 | 6fa4cea9 | j_mayer | #endif
|
123 | 6fa4cea9 | j_mayer | |
124 | a316d335 | bellard | #define CPU_COMMON \
|
125 | a316d335 | bellard | struct TranslationBlock *current_tb; /* currently executing TB */ \ |
126 | a316d335 | bellard | /* soft mmu support */ \
|
127 | a316d335 | bellard | /* in order to avoid passing too many arguments to the memory \
|
128 | a316d335 | bellard | write helpers, we store some rarely used information in the CPU \
|
129 | a316d335 | bellard | context) */ \
|
130 | a316d335 | bellard | unsigned long mem_write_pc; /* host pc at which the memory was \ |
131 | a316d335 | bellard | written */ \
|
132 | a316d335 | bellard | target_ulong mem_write_vaddr; /* target virtual addr at which the \
|
133 | a316d335 | bellard | memory was written */ \
|
134 | a316d335 | bellard | /* 0 = kernel, 1 = user */ \
|
135 | 6fa4cea9 | j_mayer | CPUTLBEntry tlb_table[NB_MMU_MODES][CPU_TLB_SIZE]; \ |
136 | a316d335 | bellard | struct TranslationBlock *tb_jmp_cache[TB_JMP_CACHE_SIZE]; \
|
137 | a316d335 | bellard | \ |
138 | a316d335 | bellard | /* from this point: preserved by CPU reset */ \
|
139 | a316d335 | bellard | /* ice debug support */ \
|
140 | a316d335 | bellard | target_ulong breakpoints[MAX_BREAKPOINTS]; \ |
141 | a316d335 | bellard | int nb_breakpoints; \
|
142 | a316d335 | bellard | int singlestep_enabled; \
|
143 | a316d335 | bellard | \ |
144 | 6658ffb8 | pbrook | struct { \
|
145 | 6658ffb8 | pbrook | target_ulong vaddr; \ |
146 | d79acba4 | balrog | target_phys_addr_t addend; \ |
147 | 6658ffb8 | pbrook | } watchpoint[MAX_WATCHPOINTS]; \ |
148 | 6658ffb8 | pbrook | int nb_watchpoints; \
|
149 | 6658ffb8 | pbrook | int watchpoint_hit; \
|
150 | 6658ffb8 | pbrook | \ |
151 | 6a00d601 | bellard | void *next_cpu; /* next CPU sharing TB cache */ \ |
152 | 6a00d601 | bellard | int cpu_index; /* CPU index (informative) */ \ |
153 | a316d335 | bellard | /* user data */ \
|
154 | a316d335 | bellard | void *opaque;
|
155 | a316d335 | bellard | |
156 | ab93bbe2 | bellard | #endif |