root / tcg / i386 / tcg-target.h @ 8d625cf1
History | View | Annotate | Download (2.2 kB)
1 | c896fe29 | bellard | /*
|
---|---|---|---|
2 | c896fe29 | bellard | * Tiny Code Generator for QEMU
|
3 | c896fe29 | bellard | *
|
4 | c896fe29 | bellard | * Copyright (c) 2008 Fabrice Bellard
|
5 | c896fe29 | bellard | *
|
6 | c896fe29 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | c896fe29 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | c896fe29 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | c896fe29 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | c896fe29 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | c896fe29 | bellard | * furnished to do so, subject to the following conditions:
|
12 | c896fe29 | bellard | *
|
13 | c896fe29 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | c896fe29 | bellard | * all copies or substantial portions of the Software.
|
15 | c896fe29 | bellard | *
|
16 | c896fe29 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | c896fe29 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | c896fe29 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | c896fe29 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | c896fe29 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | c896fe29 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | c896fe29 | bellard | * THE SOFTWARE.
|
23 | c896fe29 | bellard | */
|
24 | c896fe29 | bellard | #define TCG_TARGET_I386 1 |
25 | c896fe29 | bellard | |
26 | c896fe29 | bellard | #define TCG_TARGET_REG_BITS 32 |
27 | c896fe29 | bellard | //#define TCG_TARGET_WORDS_BIGENDIAN
|
28 | c896fe29 | bellard | |
29 | c896fe29 | bellard | #define TCG_TARGET_NB_REGS 8 |
30 | c896fe29 | bellard | |
31 | c896fe29 | bellard | enum {
|
32 | c896fe29 | bellard | TCG_REG_EAX = 0,
|
33 | c896fe29 | bellard | TCG_REG_ECX, |
34 | c896fe29 | bellard | TCG_REG_EDX, |
35 | c896fe29 | bellard | TCG_REG_EBX, |
36 | c896fe29 | bellard | TCG_REG_ESP, |
37 | c896fe29 | bellard | TCG_REG_EBP, |
38 | c896fe29 | bellard | TCG_REG_ESI, |
39 | c896fe29 | bellard | TCG_REG_EDI, |
40 | c896fe29 | bellard | }; |
41 | c896fe29 | bellard | |
42 | c896fe29 | bellard | /* used for function call generation */
|
43 | c896fe29 | bellard | #define TCG_REG_CALL_STACK TCG_REG_ESP
|
44 | c896fe29 | bellard | #define TCG_TARGET_STACK_ALIGN 16 |
45 | 39cf05d3 | bellard | #define TCG_TARGET_CALL_STACK_OFFSET 0 |
46 | c896fe29 | bellard | |
47 | 9619376c | aurel32 | /* optional instructions */
|
48 | 31d66551 | Aurelien Jarno | #define TCG_TARGET_HAS_div2_i32
|
49 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_rot_i32
|
50 | 9619376c | aurel32 | #define TCG_TARGET_HAS_ext8s_i32
|
51 | 9619376c | aurel32 | #define TCG_TARGET_HAS_ext16s_i32
|
52 | 5f0ce17f | Aurelien Jarno | #define TCG_TARGET_HAS_ext8u_i32
|
53 | 5f0ce17f | Aurelien Jarno | #define TCG_TARGET_HAS_ext16u_i32
|
54 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_bswap16_i32
|
55 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_bswap32_i32
|
56 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_neg_i32
|
57 | 36828256 | Richard Henderson | #define TCG_TARGET_HAS_not_i32
|
58 | 36828256 | Richard Henderson | // #define TCG_TARGET_HAS_andc_i32
|
59 | 36828256 | Richard Henderson | // #define TCG_TARGET_HAS_orc_i32
|
60 | 8d625cf1 | Richard Henderson | // #define TCG_TARGET_HAS_eqv_i32
|
61 | 9619376c | aurel32 | |
62 | 379f6698 | Paul Brook | #define TCG_TARGET_HAS_GUEST_BASE
|
63 | 379f6698 | Paul Brook | |
64 | c896fe29 | bellard | /* Note: must be synced with dyngen-exec.h */
|
65 | c896fe29 | bellard | #define TCG_AREG0 TCG_REG_EBP
|
66 | c896fe29 | bellard | |
67 | c896fe29 | bellard | static inline void flush_icache_range(unsigned long start, unsigned long stop) |
68 | c896fe29 | bellard | { |
69 | c896fe29 | bellard | } |