root / hw / ppc.c @ 8d7b0fbb
History | View | Annotate | Download (10.1 kB)
1 | a541f297 | bellard | /*
|
---|---|---|---|
2 | a541f297 | bellard | * QEMU generic PPC hardware System Emulator
|
3 | a541f297 | bellard | *
|
4 | a541f297 | bellard | * Copyright (c) 2003-2004 Jocelyn Mayer
|
5 | a541f297 | bellard | *
|
6 | a541f297 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | a541f297 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | a541f297 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | a541f297 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | a541f297 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | a541f297 | bellard | * furnished to do so, subject to the following conditions:
|
12 | a541f297 | bellard | *
|
13 | a541f297 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | a541f297 | bellard | * all copies or substantial portions of the Software.
|
15 | a541f297 | bellard | *
|
16 | a541f297 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | a541f297 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | a541f297 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | a541f297 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | a541f297 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | a541f297 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | a541f297 | bellard | * THE SOFTWARE.
|
23 | a541f297 | bellard | */
|
24 | a541f297 | bellard | #include "vl.h" |
25 | fd0bbb12 | bellard | #include "m48t59.h" |
26 | a541f297 | bellard | |
27 | 9fddaa0c | bellard | /*****************************************************************************/
|
28 | 9fddaa0c | bellard | /* PPC time base and decrementer emulation */
|
29 | 9fddaa0c | bellard | //#define DEBUG_TB
|
30 | 9fddaa0c | bellard | |
31 | 9fddaa0c | bellard | struct ppc_tb_t {
|
32 | 9fddaa0c | bellard | /* Time base management */
|
33 | 9fddaa0c | bellard | int64_t tb_offset; /* Compensation */
|
34 | 9fddaa0c | bellard | uint32_t tb_freq; /* TB frequency */
|
35 | 9fddaa0c | bellard | /* Decrementer management */
|
36 | 9fddaa0c | bellard | uint64_t decr_next; /* Tick for next decr interrupt */
|
37 | 9fddaa0c | bellard | struct QEMUTimer *decr_timer;
|
38 | 9fddaa0c | bellard | }; |
39 | 9fddaa0c | bellard | |
40 | 9fddaa0c | bellard | static inline uint64_t cpu_ppc_get_tb (ppc_tb_t *tb_env) |
41 | 9fddaa0c | bellard | { |
42 | 9fddaa0c | bellard | /* TB time in tb periods */
|
43 | 9fddaa0c | bellard | return muldiv64(qemu_get_clock(vm_clock) + tb_env->tb_offset,
|
44 | 9fddaa0c | bellard | tb_env->tb_freq, ticks_per_sec); |
45 | 9fddaa0c | bellard | } |
46 | 9fddaa0c | bellard | |
47 | 9fddaa0c | bellard | uint32_t cpu_ppc_load_tbl (CPUState *env) |
48 | 9fddaa0c | bellard | { |
49 | 9fddaa0c | bellard | ppc_tb_t *tb_env = env->tb_env; |
50 | 9fddaa0c | bellard | uint64_t tb; |
51 | 9fddaa0c | bellard | |
52 | 9fddaa0c | bellard | tb = cpu_ppc_get_tb(tb_env); |
53 | 9fddaa0c | bellard | #ifdef DEBUG_TB
|
54 | 9fddaa0c | bellard | { |
55 | 9fddaa0c | bellard | static int last_time; |
56 | 9fddaa0c | bellard | int now;
|
57 | 9fddaa0c | bellard | now = time(NULL);
|
58 | 9fddaa0c | bellard | if (last_time != now) {
|
59 | 9fddaa0c | bellard | last_time = now; |
60 | 9fddaa0c | bellard | printf("%s: tb=0x%016lx %d %08lx\n",
|
61 | 9fddaa0c | bellard | __func__, tb, now, tb_env->tb_offset); |
62 | 9fddaa0c | bellard | } |
63 | 9fddaa0c | bellard | } |
64 | 9fddaa0c | bellard | #endif
|
65 | 9fddaa0c | bellard | |
66 | 9fddaa0c | bellard | return tb & 0xFFFFFFFF; |
67 | 9fddaa0c | bellard | } |
68 | 9fddaa0c | bellard | |
69 | 9fddaa0c | bellard | uint32_t cpu_ppc_load_tbu (CPUState *env) |
70 | 9fddaa0c | bellard | { |
71 | 9fddaa0c | bellard | ppc_tb_t *tb_env = env->tb_env; |
72 | 9fddaa0c | bellard | uint64_t tb; |
73 | 9fddaa0c | bellard | |
74 | 9fddaa0c | bellard | tb = cpu_ppc_get_tb(tb_env); |
75 | 9fddaa0c | bellard | #ifdef DEBUG_TB
|
76 | 9fddaa0c | bellard | printf("%s: tb=0x%016lx\n", __func__, tb);
|
77 | 9fddaa0c | bellard | #endif
|
78 | 9fddaa0c | bellard | return tb >> 32; |
79 | 9fddaa0c | bellard | } |
80 | 9fddaa0c | bellard | |
81 | 9fddaa0c | bellard | static void cpu_ppc_store_tb (ppc_tb_t *tb_env, uint64_t value) |
82 | 9fddaa0c | bellard | { |
83 | 9fddaa0c | bellard | tb_env->tb_offset = muldiv64(value, ticks_per_sec, tb_env->tb_freq) |
84 | 9fddaa0c | bellard | - qemu_get_clock(vm_clock); |
85 | 9fddaa0c | bellard | #ifdef DEBUG_TB
|
86 | 9fddaa0c | bellard | printf("%s: tb=0x%016lx offset=%08x\n", __func__, value);
|
87 | 9fddaa0c | bellard | #endif
|
88 | 9fddaa0c | bellard | } |
89 | 9fddaa0c | bellard | |
90 | 9fddaa0c | bellard | void cpu_ppc_store_tbu (CPUState *env, uint32_t value)
|
91 | 9fddaa0c | bellard | { |
92 | 9fddaa0c | bellard | ppc_tb_t *tb_env = env->tb_env; |
93 | 9fddaa0c | bellard | |
94 | 9fddaa0c | bellard | cpu_ppc_store_tb(tb_env, |
95 | 9fddaa0c | bellard | ((uint64_t)value << 32) | cpu_ppc_load_tbl(env));
|
96 | 9fddaa0c | bellard | } |
97 | 9fddaa0c | bellard | |
98 | 9fddaa0c | bellard | void cpu_ppc_store_tbl (CPUState *env, uint32_t value)
|
99 | 9fddaa0c | bellard | { |
100 | 9fddaa0c | bellard | ppc_tb_t *tb_env = env->tb_env; |
101 | 9fddaa0c | bellard | |
102 | 9fddaa0c | bellard | cpu_ppc_store_tb(tb_env, |
103 | 9fddaa0c | bellard | ((uint64_t)cpu_ppc_load_tbu(env) << 32) | value);
|
104 | 9fddaa0c | bellard | } |
105 | 9fddaa0c | bellard | |
106 | 9fddaa0c | bellard | uint32_t cpu_ppc_load_decr (CPUState *env) |
107 | 9fddaa0c | bellard | { |
108 | 9fddaa0c | bellard | ppc_tb_t *tb_env = env->tb_env; |
109 | 9fddaa0c | bellard | uint32_t decr; |
110 | 4e588a4d | bellard | int64_t diff; |
111 | 9fddaa0c | bellard | |
112 | 4e588a4d | bellard | diff = tb_env->decr_next - qemu_get_clock(vm_clock); |
113 | 4e588a4d | bellard | if (diff >= 0) |
114 | 4e588a4d | bellard | decr = muldiv64(diff, tb_env->tb_freq, ticks_per_sec); |
115 | 4e588a4d | bellard | else
|
116 | 4e588a4d | bellard | decr = -muldiv64(-diff, tb_env->tb_freq, ticks_per_sec); |
117 | fd0bbb12 | bellard | #if defined(DEBUG_TB)
|
118 | 9fddaa0c | bellard | printf("%s: 0x%08x\n", __func__, decr);
|
119 | 9fddaa0c | bellard | #endif
|
120 | 9fddaa0c | bellard | return decr;
|
121 | 9fddaa0c | bellard | } |
122 | 9fddaa0c | bellard | |
123 | 9fddaa0c | bellard | /* When decrementer expires,
|
124 | 9fddaa0c | bellard | * all we need to do is generate or queue a CPU exception
|
125 | 9fddaa0c | bellard | */
|
126 | 9fddaa0c | bellard | static inline void cpu_ppc_decr_excp (CPUState *env) |
127 | 9fddaa0c | bellard | { |
128 | 9fddaa0c | bellard | /* Raise it */
|
129 | 9fddaa0c | bellard | #ifdef DEBUG_TB
|
130 | 9fddaa0c | bellard | printf("raise decrementer exception\n");
|
131 | 9fddaa0c | bellard | #endif
|
132 | 9fddaa0c | bellard | cpu_interrupt(env, CPU_INTERRUPT_TIMER); |
133 | 9fddaa0c | bellard | } |
134 | 9fddaa0c | bellard | |
135 | 9fddaa0c | bellard | static void _cpu_ppc_store_decr (CPUState *env, uint32_t decr, |
136 | 9fddaa0c | bellard | uint32_t value, int is_excp)
|
137 | 9fddaa0c | bellard | { |
138 | 9fddaa0c | bellard | ppc_tb_t *tb_env = env->tb_env; |
139 | 9fddaa0c | bellard | uint64_t now, next; |
140 | 9fddaa0c | bellard | |
141 | 9fddaa0c | bellard | #ifdef DEBUG_TB
|
142 | 9fddaa0c | bellard | printf("%s: 0x%08x => 0x%08x\n", __func__, decr, value);
|
143 | 9fddaa0c | bellard | #endif
|
144 | 9fddaa0c | bellard | now = qemu_get_clock(vm_clock); |
145 | 9fddaa0c | bellard | next = now + muldiv64(value, ticks_per_sec, tb_env->tb_freq); |
146 | 9fddaa0c | bellard | if (is_excp)
|
147 | 9fddaa0c | bellard | next += tb_env->decr_next - now; |
148 | 9fddaa0c | bellard | if (next == now)
|
149 | 9fddaa0c | bellard | next++; |
150 | 9fddaa0c | bellard | tb_env->decr_next = next; |
151 | 9fddaa0c | bellard | /* Adjust timer */
|
152 | 9fddaa0c | bellard | qemu_mod_timer(tb_env->decr_timer, next); |
153 | 9fddaa0c | bellard | /* If we set a negative value and the decrementer was positive,
|
154 | 9fddaa0c | bellard | * raise an exception.
|
155 | 9fddaa0c | bellard | */
|
156 | 9fddaa0c | bellard | if ((value & 0x80000000) && !(decr & 0x80000000)) |
157 | 9fddaa0c | bellard | cpu_ppc_decr_excp(env); |
158 | 9fddaa0c | bellard | } |
159 | 9fddaa0c | bellard | |
160 | 9fddaa0c | bellard | void cpu_ppc_store_decr (CPUState *env, uint32_t value)
|
161 | 9fddaa0c | bellard | { |
162 | 9fddaa0c | bellard | _cpu_ppc_store_decr(env, cpu_ppc_load_decr(env), value, 0);
|
163 | 9fddaa0c | bellard | } |
164 | 9fddaa0c | bellard | |
165 | 9fddaa0c | bellard | static void cpu_ppc_decr_cb (void *opaque) |
166 | 9fddaa0c | bellard | { |
167 | 9fddaa0c | bellard | _cpu_ppc_store_decr(opaque, 0x00000000, 0xFFFFFFFF, 1); |
168 | 9fddaa0c | bellard | } |
169 | 9fddaa0c | bellard | |
170 | 9fddaa0c | bellard | /* Set up (once) timebase frequency (in Hz) */
|
171 | 9fddaa0c | bellard | ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq) |
172 | 9fddaa0c | bellard | { |
173 | 9fddaa0c | bellard | ppc_tb_t *tb_env; |
174 | 9fddaa0c | bellard | |
175 | 9fddaa0c | bellard | tb_env = qemu_mallocz(sizeof(ppc_tb_t));
|
176 | 9fddaa0c | bellard | if (tb_env == NULL) |
177 | 9fddaa0c | bellard | return NULL; |
178 | 9fddaa0c | bellard | env->tb_env = tb_env; |
179 | 9fddaa0c | bellard | if (tb_env->tb_freq == 0 || 1) { |
180 | 9fddaa0c | bellard | tb_env->tb_freq = freq; |
181 | 9fddaa0c | bellard | /* Create new timer */
|
182 | 9fddaa0c | bellard | tb_env->decr_timer = |
183 | 9fddaa0c | bellard | qemu_new_timer(vm_clock, &cpu_ppc_decr_cb, env); |
184 | 9fddaa0c | bellard | /* There is a bug in 2.4 kernels:
|
185 | 9fddaa0c | bellard | * if a decrementer exception is pending when it enables msr_ee,
|
186 | 9fddaa0c | bellard | * it's not ready to handle it...
|
187 | 9fddaa0c | bellard | */
|
188 | 9fddaa0c | bellard | _cpu_ppc_store_decr(env, 0xFFFFFFFF, 0xFFFFFFFF, 0); |
189 | 9fddaa0c | bellard | } |
190 | 9fddaa0c | bellard | |
191 | 9fddaa0c | bellard | return tb_env;
|
192 | 9fddaa0c | bellard | } |
193 | 9fddaa0c | bellard | |
194 | 9fddaa0c | bellard | #if 0
|
195 | 9fddaa0c | bellard | /*****************************************************************************/
|
196 | 9fddaa0c | bellard | /* Handle system reset (for now, just stop emulation) */
|
197 | 9fddaa0c | bellard | void cpu_ppc_reset (CPUState *env)
|
198 | 9fddaa0c | bellard | {
|
199 | 9fddaa0c | bellard | printf("Reset asked... Stop emulation\n");
|
200 | 9fddaa0c | bellard | abort();
|
201 | 9fddaa0c | bellard | }
|
202 | 9fddaa0c | bellard | #endif
|
203 | 9fddaa0c | bellard | |
204 | 64201201 | bellard | /*****************************************************************************/
|
205 | 64201201 | bellard | /* Debug port */
|
206 | fd0bbb12 | bellard | void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val) |
207 | 64201201 | bellard | { |
208 | 64201201 | bellard | addr &= 0xF;
|
209 | 64201201 | bellard | switch (addr) {
|
210 | 64201201 | bellard | case 0: |
211 | 64201201 | bellard | printf("%c", val);
|
212 | 64201201 | bellard | break;
|
213 | 64201201 | bellard | case 1: |
214 | 64201201 | bellard | printf("\n");
|
215 | 64201201 | bellard | fflush(stdout); |
216 | 64201201 | bellard | break;
|
217 | 64201201 | bellard | case 2: |
218 | 64201201 | bellard | printf("Set loglevel to %04x\n", val);
|
219 | fd0bbb12 | bellard | cpu_set_log(val | 0x100);
|
220 | 64201201 | bellard | break;
|
221 | 64201201 | bellard | } |
222 | 64201201 | bellard | } |
223 | 64201201 | bellard | |
224 | 64201201 | bellard | /*****************************************************************************/
|
225 | 64201201 | bellard | /* NVRAM helpers */
|
226 | 64201201 | bellard | void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value)
|
227 | 64201201 | bellard | { |
228 | 819385c5 | bellard | m48t59_write(nvram, addr, value); |
229 | 64201201 | bellard | } |
230 | 64201201 | bellard | |
231 | 64201201 | bellard | uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr) |
232 | 64201201 | bellard | { |
233 | 819385c5 | bellard | return m48t59_read(nvram, addr);
|
234 | 64201201 | bellard | } |
235 | 64201201 | bellard | |
236 | 64201201 | bellard | void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value)
|
237 | 64201201 | bellard | { |
238 | 819385c5 | bellard | m48t59_write(nvram, addr, value >> 8);
|
239 | 819385c5 | bellard | m48t59_write(nvram, addr + 1, value & 0xFF); |
240 | 64201201 | bellard | } |
241 | 64201201 | bellard | |
242 | 64201201 | bellard | uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr) |
243 | 64201201 | bellard | { |
244 | 64201201 | bellard | uint16_t tmp; |
245 | 64201201 | bellard | |
246 | 819385c5 | bellard | tmp = m48t59_read(nvram, addr) << 8;
|
247 | 819385c5 | bellard | tmp |= m48t59_read(nvram, addr + 1);
|
248 | 64201201 | bellard | return tmp;
|
249 | 64201201 | bellard | } |
250 | 64201201 | bellard | |
251 | 64201201 | bellard | void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, uint32_t value)
|
252 | 64201201 | bellard | { |
253 | 819385c5 | bellard | m48t59_write(nvram, addr, value >> 24);
|
254 | 819385c5 | bellard | m48t59_write(nvram, addr + 1, (value >> 16) & 0xFF); |
255 | 819385c5 | bellard | m48t59_write(nvram, addr + 2, (value >> 8) & 0xFF); |
256 | 819385c5 | bellard | m48t59_write(nvram, addr + 3, value & 0xFF); |
257 | 64201201 | bellard | } |
258 | 64201201 | bellard | |
259 | 64201201 | bellard | uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr) |
260 | 64201201 | bellard | { |
261 | 64201201 | bellard | uint32_t tmp; |
262 | 64201201 | bellard | |
263 | 819385c5 | bellard | tmp = m48t59_read(nvram, addr) << 24;
|
264 | 819385c5 | bellard | tmp |= m48t59_read(nvram, addr + 1) << 16; |
265 | 819385c5 | bellard | tmp |= m48t59_read(nvram, addr + 2) << 8; |
266 | 819385c5 | bellard | tmp |= m48t59_read(nvram, addr + 3);
|
267 | 64201201 | bellard | return tmp;
|
268 | 64201201 | bellard | } |
269 | 64201201 | bellard | |
270 | 64201201 | bellard | void NVRAM_set_string (m48t59_t *nvram, uint32_t addr,
|
271 | 64201201 | bellard | const unsigned char *str, uint32_t max) |
272 | 64201201 | bellard | { |
273 | 64201201 | bellard | int i;
|
274 | 64201201 | bellard | |
275 | 64201201 | bellard | for (i = 0; i < max && str[i] != '\0'; i++) { |
276 | 819385c5 | bellard | m48t59_write(nvram, addr + i, str[i]); |
277 | 64201201 | bellard | } |
278 | 819385c5 | bellard | m48t59_write(nvram, addr + max - 1, '\0'); |
279 | 64201201 | bellard | } |
280 | 64201201 | bellard | |
281 | 64201201 | bellard | int NVRAM_get_string (m48t59_t *nvram, uint8_t *dst, uint16_t addr, int max) |
282 | 64201201 | bellard | { |
283 | 64201201 | bellard | int i;
|
284 | 64201201 | bellard | |
285 | 64201201 | bellard | memset(dst, 0, max);
|
286 | 64201201 | bellard | for (i = 0; i < max; i++) { |
287 | 64201201 | bellard | dst[i] = NVRAM_get_byte(nvram, addr + i); |
288 | 64201201 | bellard | if (dst[i] == '\0') |
289 | 64201201 | bellard | break;
|
290 | 64201201 | bellard | } |
291 | 64201201 | bellard | |
292 | 64201201 | bellard | return i;
|
293 | 64201201 | bellard | } |
294 | 64201201 | bellard | |
295 | 64201201 | bellard | static uint16_t NVRAM_crc_update (uint16_t prev, uint16_t value)
|
296 | 64201201 | bellard | { |
297 | 64201201 | bellard | uint16_t tmp; |
298 | 64201201 | bellard | uint16_t pd, pd1, pd2; |
299 | 64201201 | bellard | |
300 | 64201201 | bellard | tmp = prev >> 8;
|
301 | 64201201 | bellard | pd = prev ^ value; |
302 | 64201201 | bellard | pd1 = pd & 0x000F;
|
303 | 64201201 | bellard | pd2 = ((pd >> 4) & 0x000F) ^ pd1; |
304 | 64201201 | bellard | tmp ^= (pd1 << 3) | (pd1 << 8); |
305 | 64201201 | bellard | tmp ^= pd2 | (pd2 << 7) | (pd2 << 12); |
306 | 64201201 | bellard | |
307 | 64201201 | bellard | return tmp;
|
308 | 64201201 | bellard | } |
309 | 64201201 | bellard | |
310 | 64201201 | bellard | uint16_t NVRAM_compute_crc (m48t59_t *nvram, uint32_t start, uint32_t count) |
311 | 64201201 | bellard | { |
312 | 64201201 | bellard | uint32_t i; |
313 | 64201201 | bellard | uint16_t crc = 0xFFFF;
|
314 | 64201201 | bellard | int odd;
|
315 | 64201201 | bellard | |
316 | 64201201 | bellard | odd = count & 1;
|
317 | 64201201 | bellard | count &= ~1;
|
318 | 64201201 | bellard | for (i = 0; i != count; i++) { |
319 | 64201201 | bellard | crc = NVRAM_crc_update(crc, NVRAM_get_word(nvram, start + i)); |
320 | 64201201 | bellard | } |
321 | 64201201 | bellard | if (odd) {
|
322 | 64201201 | bellard | crc = NVRAM_crc_update(crc, NVRAM_get_byte(nvram, start + i) << 8);
|
323 | 64201201 | bellard | } |
324 | 64201201 | bellard | |
325 | 64201201 | bellard | return crc;
|
326 | 64201201 | bellard | } |
327 | 64201201 | bellard | |
328 | fd0bbb12 | bellard | #define CMDLINE_ADDR 0x017ff000 |
329 | fd0bbb12 | bellard | |
330 | 64201201 | bellard | int PPC_NVRAM_set_params (m48t59_t *nvram, uint16_t NVRAM_size,
|
331 | 64201201 | bellard | const unsigned char *arch, |
332 | 64201201 | bellard | uint32_t RAM_size, int boot_device,
|
333 | 64201201 | bellard | uint32_t kernel_image, uint32_t kernel_size, |
334 | fd0bbb12 | bellard | const char *cmdline, |
335 | 64201201 | bellard | uint32_t initrd_image, uint32_t initrd_size, |
336 | fd0bbb12 | bellard | uint32_t NVRAM_image, |
337 | fd0bbb12 | bellard | int width, int height, int depth) |
338 | 64201201 | bellard | { |
339 | 64201201 | bellard | uint16_t crc; |
340 | 64201201 | bellard | |
341 | 64201201 | bellard | /* Set parameters for Open Hack'Ware BIOS */
|
342 | 64201201 | bellard | NVRAM_set_string(nvram, 0x00, "QEMU_BIOS", 16); |
343 | 64201201 | bellard | NVRAM_set_lword(nvram, 0x10, 0x00000002); /* structure v2 */ |
344 | 64201201 | bellard | NVRAM_set_word(nvram, 0x14, NVRAM_size);
|
345 | 64201201 | bellard | NVRAM_set_string(nvram, 0x20, arch, 16); |
346 | 64201201 | bellard | NVRAM_set_lword(nvram, 0x30, RAM_size);
|
347 | 64201201 | bellard | NVRAM_set_byte(nvram, 0x34, boot_device);
|
348 | 64201201 | bellard | NVRAM_set_lword(nvram, 0x38, kernel_image);
|
349 | 64201201 | bellard | NVRAM_set_lword(nvram, 0x3C, kernel_size);
|
350 | fd0bbb12 | bellard | if (cmdline) {
|
351 | fd0bbb12 | bellard | /* XXX: put the cmdline in NVRAM too ? */
|
352 | fd0bbb12 | bellard | strcpy(phys_ram_base + CMDLINE_ADDR, cmdline); |
353 | fd0bbb12 | bellard | NVRAM_set_lword(nvram, 0x40, CMDLINE_ADDR);
|
354 | fd0bbb12 | bellard | NVRAM_set_lword(nvram, 0x44, strlen(cmdline));
|
355 | fd0bbb12 | bellard | } else {
|
356 | fd0bbb12 | bellard | NVRAM_set_lword(nvram, 0x40, 0); |
357 | fd0bbb12 | bellard | NVRAM_set_lword(nvram, 0x44, 0); |
358 | fd0bbb12 | bellard | } |
359 | 64201201 | bellard | NVRAM_set_lword(nvram, 0x48, initrd_image);
|
360 | 64201201 | bellard | NVRAM_set_lword(nvram, 0x4C, initrd_size);
|
361 | 64201201 | bellard | NVRAM_set_lword(nvram, 0x50, NVRAM_image);
|
362 | fd0bbb12 | bellard | |
363 | fd0bbb12 | bellard | NVRAM_set_word(nvram, 0x54, width);
|
364 | fd0bbb12 | bellard | NVRAM_set_word(nvram, 0x56, height);
|
365 | fd0bbb12 | bellard | NVRAM_set_word(nvram, 0x58, depth);
|
366 | fd0bbb12 | bellard | crc = NVRAM_compute_crc(nvram, 0x00, 0xF8); |
367 | fd0bbb12 | bellard | NVRAM_set_word(nvram, 0xFC, crc);
|
368 | 64201201 | bellard | |
369 | 64201201 | bellard | return 0; |
370 | a541f297 | bellard | } |