root / hw / etraxfs_timer.c @ 8da3ff18
History | View | Annotate | Download (7.8 kB)
1 | 83fa1010 | ths | /*
|
---|---|---|---|
2 | e62b5b13 | edgar_igl | * QEMU ETRAX Timers
|
3 | 83fa1010 | ths | *
|
4 | 83fa1010 | ths | * Copyright (c) 2007 Edgar E. Iglesias, Axis Communications AB.
|
5 | 83fa1010 | ths | *
|
6 | 83fa1010 | ths | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 83fa1010 | ths | * of this software and associated documentation files (the "Software"), to deal
|
8 | 83fa1010 | ths | * in the Software without restriction, including without limitation the rights
|
9 | 83fa1010 | ths | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 83fa1010 | ths | * copies of the Software, and to permit persons to whom the Software is
|
11 | 83fa1010 | ths | * furnished to do so, subject to the following conditions:
|
12 | 83fa1010 | ths | *
|
13 | 83fa1010 | ths | * The above copyright notice and this permission notice shall be included in
|
14 | 83fa1010 | ths | * all copies or substantial portions of the Software.
|
15 | 83fa1010 | ths | *
|
16 | 83fa1010 | ths | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 83fa1010 | ths | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 83fa1010 | ths | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 83fa1010 | ths | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 83fa1010 | ths | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 83fa1010 | ths | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 83fa1010 | ths | * THE SOFTWARE.
|
23 | 83fa1010 | ths | */
|
24 | 83fa1010 | ths | #include <stdio.h> |
25 | 83fa1010 | ths | #include <sys/time.h> |
26 | 87ecb68b | pbrook | #include "hw.h" |
27 | 5439779e | edgar_igl | #include "sysemu.h" |
28 | 87ecb68b | pbrook | #include "qemu-timer.h" |
29 | 83fa1010 | ths | |
30 | bbaf29c7 | edgar_igl | #define D(x)
|
31 | bbaf29c7 | edgar_igl | |
32 | ca87d03b | edgar_igl | #define RW_TMR0_DIV 0x00 |
33 | ca87d03b | edgar_igl | #define R_TMR0_DATA 0x04 |
34 | ca87d03b | edgar_igl | #define RW_TMR0_CTRL 0x08 |
35 | ca87d03b | edgar_igl | #define RW_TMR1_DIV 0x10 |
36 | ca87d03b | edgar_igl | #define R_TMR1_DATA 0x14 |
37 | ca87d03b | edgar_igl | #define RW_TMR1_CTRL 0x18 |
38 | ca87d03b | edgar_igl | #define R_TIME 0x38 |
39 | ca87d03b | edgar_igl | #define RW_WD_CTRL 0x40 |
40 | 5439779e | edgar_igl | #define R_WD_STAT 0x44 |
41 | ca87d03b | edgar_igl | #define RW_INTR_MASK 0x48 |
42 | ca87d03b | edgar_igl | #define RW_ACK_INTR 0x4c |
43 | ca87d03b | edgar_igl | #define R_INTR 0x50 |
44 | ca87d03b | edgar_igl | #define R_MASKED_INTR 0x54 |
45 | 83fa1010 | ths | |
46 | 83fa1010 | ths | struct fs_timer_t {
|
47 | ca87d03b | edgar_igl | CPUState *env; |
48 | ca87d03b | edgar_igl | qemu_irq *irq; |
49 | 5ef98b47 | edgar_igl | qemu_irq *nmi; |
50 | ca87d03b | edgar_igl | |
51 | 5439779e | edgar_igl | QEMUBH *bh_t0; |
52 | 5439779e | edgar_igl | QEMUBH *bh_t1; |
53 | 5439779e | edgar_igl | QEMUBH *bh_wd; |
54 | 5439779e | edgar_igl | ptimer_state *ptimer_t0; |
55 | 5439779e | edgar_igl | ptimer_state *ptimer_t1; |
56 | 5439779e | edgar_igl | ptimer_state *ptimer_wd; |
57 | bbaf29c7 | edgar_igl | struct timeval last;
|
58 | e62b5b13 | edgar_igl | |
59 | 5ef98b47 | edgar_igl | int wd_hits;
|
60 | 5ef98b47 | edgar_igl | |
61 | 60237223 | edgar_igl | /* Control registers. */
|
62 | 60237223 | edgar_igl | uint32_t rw_tmr0_div; |
63 | 60237223 | edgar_igl | uint32_t r_tmr0_data; |
64 | 60237223 | edgar_igl | uint32_t rw_tmr0_ctrl; |
65 | 60237223 | edgar_igl | |
66 | 60237223 | edgar_igl | uint32_t rw_tmr1_div; |
67 | 60237223 | edgar_igl | uint32_t r_tmr1_data; |
68 | 60237223 | edgar_igl | uint32_t rw_tmr1_ctrl; |
69 | 60237223 | edgar_igl | |
70 | 5439779e | edgar_igl | uint32_t rw_wd_ctrl; |
71 | 5439779e | edgar_igl | |
72 | e62b5b13 | edgar_igl | uint32_t rw_intr_mask; |
73 | e62b5b13 | edgar_igl | uint32_t rw_ack_intr; |
74 | e62b5b13 | edgar_igl | uint32_t r_intr; |
75 | 60237223 | edgar_igl | uint32_t r_masked_intr; |
76 | 83fa1010 | ths | }; |
77 | 83fa1010 | ths | |
78 | ca87d03b | edgar_igl | static uint32_t timer_rinvalid (void *opaque, target_phys_addr_t addr) |
79 | 83fa1010 | ths | { |
80 | ca87d03b | edgar_igl | struct fs_timer_t *t = opaque;
|
81 | ca87d03b | edgar_igl | CPUState *env = t->env; |
82 | d27b2e50 | edgar_igl | cpu_abort(env, "Unsupported short access. reg=" TARGET_FMT_plx "\n", |
83 | d27b2e50 | edgar_igl | addr); |
84 | ca87d03b | edgar_igl | return 0; |
85 | 83fa1010 | ths | } |
86 | 83fa1010 | ths | |
87 | 83fa1010 | ths | static uint32_t timer_readl (void *opaque, target_phys_addr_t addr) |
88 | 83fa1010 | ths | { |
89 | ca87d03b | edgar_igl | struct fs_timer_t *t = opaque;
|
90 | 83fa1010 | ths | uint32_t r = 0;
|
91 | 83fa1010 | ths | |
92 | 83fa1010 | ths | switch (addr) {
|
93 | 83fa1010 | ths | case R_TMR0_DATA:
|
94 | 83fa1010 | ths | break;
|
95 | 83fa1010 | ths | case R_TMR1_DATA:
|
96 | bbaf29c7 | edgar_igl | D(printf ("R_TMR1_DATA\n"));
|
97 | 83fa1010 | ths | break;
|
98 | 83fa1010 | ths | case R_TIME:
|
99 | 60237223 | edgar_igl | r = qemu_get_clock(vm_clock) * 10;
|
100 | 83fa1010 | ths | break;
|
101 | 83fa1010 | ths | case RW_INTR_MASK:
|
102 | ca87d03b | edgar_igl | r = t->rw_intr_mask; |
103 | 83fa1010 | ths | break;
|
104 | 83fa1010 | ths | case R_MASKED_INTR:
|
105 | ca87d03b | edgar_igl | r = t->r_intr & t->rw_intr_mask; |
106 | 83fa1010 | ths | break;
|
107 | 83fa1010 | ths | default:
|
108 | d27b2e50 | edgar_igl | D(printf ("%s %x\n", __func__, addr));
|
109 | 83fa1010 | ths | break;
|
110 | 83fa1010 | ths | } |
111 | 83fa1010 | ths | return r;
|
112 | 83fa1010 | ths | } |
113 | 83fa1010 | ths | |
114 | 83fa1010 | ths | static void |
115 | ca87d03b | edgar_igl | timer_winvalid (void *opaque, target_phys_addr_t addr, uint32_t value)
|
116 | 83fa1010 | ths | { |
117 | ca87d03b | edgar_igl | struct fs_timer_t *t = opaque;
|
118 | ca87d03b | edgar_igl | CPUState *env = t->env; |
119 | d27b2e50 | edgar_igl | cpu_abort(env, "Unsupported short access. reg=" TARGET_FMT_plx "\n", |
120 | d27b2e50 | edgar_igl | addr); |
121 | 83fa1010 | ths | } |
122 | 83fa1010 | ths | |
123 | f0b86b14 | edgar_igl | #define TIMER_SLOWDOWN 1 |
124 | 5439779e | edgar_igl | static void update_ctrl(struct fs_timer_t *t, int tnum) |
125 | 83fa1010 | ths | { |
126 | 60237223 | edgar_igl | unsigned int op; |
127 | 60237223 | edgar_igl | unsigned int freq; |
128 | 60237223 | edgar_igl | unsigned int freq_hz; |
129 | 60237223 | edgar_igl | unsigned int div; |
130 | 5439779e | edgar_igl | uint32_t ctrl; |
131 | 5ef98b47 | edgar_igl | |
132 | 5439779e | edgar_igl | ptimer_state *timer; |
133 | 5439779e | edgar_igl | |
134 | 5439779e | edgar_igl | if (tnum == 0) { |
135 | 5439779e | edgar_igl | ctrl = t->rw_tmr0_ctrl; |
136 | 5439779e | edgar_igl | div = t->rw_tmr0_div; |
137 | 5439779e | edgar_igl | timer = t->ptimer_t0; |
138 | 5439779e | edgar_igl | } else {
|
139 | 5439779e | edgar_igl | ctrl = t->rw_tmr1_ctrl; |
140 | 5439779e | edgar_igl | div = t->rw_tmr1_div; |
141 | 5439779e | edgar_igl | timer = t->ptimer_t1; |
142 | 5439779e | edgar_igl | } |
143 | 5439779e | edgar_igl | |
144 | 83fa1010 | ths | |
145 | 5439779e | edgar_igl | op = ctrl & 3;
|
146 | 5439779e | edgar_igl | freq = ctrl >> 2;
|
147 | 83fa1010 | ths | freq_hz = 32000000;
|
148 | 83fa1010 | ths | |
149 | 83fa1010 | ths | switch (freq)
|
150 | 83fa1010 | ths | { |
151 | 83fa1010 | ths | case 0: |
152 | 83fa1010 | ths | case 1: |
153 | e62b5b13 | edgar_igl | D(printf ("extern or disabled timer clock?\n"));
|
154 | 83fa1010 | ths | break;
|
155 | 83fa1010 | ths | case 4: freq_hz = 29493000; break; |
156 | 83fa1010 | ths | case 5: freq_hz = 32000000; break; |
157 | 83fa1010 | ths | case 6: freq_hz = 32768000; break; |
158 | 5439779e | edgar_igl | case 7: freq_hz = 100001000; break; |
159 | 83fa1010 | ths | default:
|
160 | 83fa1010 | ths | abort(); |
161 | 83fa1010 | ths | break;
|
162 | 83fa1010 | ths | } |
163 | 83fa1010 | ths | |
164 | 5439779e | edgar_igl | D(printf ("freq_hz=%d div=%d\n", freq_hz, div));
|
165 | 5439779e | edgar_igl | div = div * TIMER_SLOWDOWN; |
166 | 5ef98b47 | edgar_igl | div >>= 10;
|
167 | 5ef98b47 | edgar_igl | freq_hz >>= 10;
|
168 | 5439779e | edgar_igl | ptimer_set_freq(timer, freq_hz); |
169 | 5439779e | edgar_igl | ptimer_set_limit(timer, div, 0);
|
170 | 83fa1010 | ths | |
171 | 83fa1010 | ths | switch (op)
|
172 | 83fa1010 | ths | { |
173 | 83fa1010 | ths | case 0: |
174 | 60237223 | edgar_igl | /* Load. */
|
175 | 5439779e | edgar_igl | ptimer_set_limit(timer, div, 1);
|
176 | 83fa1010 | ths | break;
|
177 | 83fa1010 | ths | case 1: |
178 | 60237223 | edgar_igl | /* Hold. */
|
179 | 5439779e | edgar_igl | ptimer_stop(timer); |
180 | 83fa1010 | ths | break;
|
181 | 83fa1010 | ths | case 2: |
182 | 60237223 | edgar_igl | /* Run. */
|
183 | 5439779e | edgar_igl | ptimer_run(timer, 0);
|
184 | 83fa1010 | ths | break;
|
185 | 83fa1010 | ths | default:
|
186 | 83fa1010 | ths | abort(); |
187 | 83fa1010 | ths | break;
|
188 | 83fa1010 | ths | } |
189 | 83fa1010 | ths | } |
190 | 83fa1010 | ths | |
191 | 60237223 | edgar_igl | static void timer_update_irq(struct fs_timer_t *t) |
192 | 83fa1010 | ths | { |
193 | 60237223 | edgar_igl | t->r_intr &= ~(t->rw_ack_intr); |
194 | 60237223 | edgar_igl | t->r_masked_intr = t->r_intr & t->rw_intr_mask; |
195 | 60237223 | edgar_igl | |
196 | 60237223 | edgar_igl | D(printf("%s: masked_intr=%x\n", __func__, t->r_masked_intr));
|
197 | eb173de6 | edgar_igl | if (t->r_masked_intr)
|
198 | 60237223 | edgar_igl | qemu_irq_raise(t->irq[0]);
|
199 | 60237223 | edgar_igl | else
|
200 | bbaf29c7 | edgar_igl | qemu_irq_lower(t->irq[0]);
|
201 | 83fa1010 | ths | } |
202 | 83fa1010 | ths | |
203 | 5439779e | edgar_igl | static void timer0_hit(void *opaque) |
204 | 60237223 | edgar_igl | { |
205 | 63c1d925 | edgar_igl | struct fs_timer_t *t = opaque;
|
206 | 60237223 | edgar_igl | t->r_intr |= 1;
|
207 | 60237223 | edgar_igl | timer_update_irq(t); |
208 | 60237223 | edgar_igl | } |
209 | 60237223 | edgar_igl | |
210 | 5439779e | edgar_igl | static void timer1_hit(void *opaque) |
211 | 5439779e | edgar_igl | { |
212 | 5439779e | edgar_igl | struct fs_timer_t *t = opaque;
|
213 | 5439779e | edgar_igl | t->r_intr |= 2;
|
214 | 5439779e | edgar_igl | timer_update_irq(t); |
215 | 5439779e | edgar_igl | } |
216 | 5439779e | edgar_igl | |
217 | 5439779e | edgar_igl | static void watchdog_hit(void *opaque) |
218 | 5439779e | edgar_igl | { |
219 | 5ef98b47 | edgar_igl | struct fs_timer_t *t = opaque;
|
220 | 5ef98b47 | edgar_igl | if (t->wd_hits == 0) { |
221 | 5ef98b47 | edgar_igl | /* real hw gives a single tick before reseting but we are
|
222 | 5ef98b47 | edgar_igl | a bit friendlier to compensate for our slower execution. */
|
223 | 5ef98b47 | edgar_igl | ptimer_set_count(t->ptimer_wd, 10);
|
224 | 5ef98b47 | edgar_igl | ptimer_run(t->ptimer_wd, 1);
|
225 | 5ef98b47 | edgar_igl | qemu_irq_raise(t->nmi[0]);
|
226 | 5ef98b47 | edgar_igl | } |
227 | 5ef98b47 | edgar_igl | else
|
228 | 5ef98b47 | edgar_igl | qemu_system_reset_request(); |
229 | 5ef98b47 | edgar_igl | |
230 | 5ef98b47 | edgar_igl | t->wd_hits++; |
231 | 5439779e | edgar_igl | } |
232 | 5439779e | edgar_igl | |
233 | 5439779e | edgar_igl | static inline void timer_watchdog_update(struct fs_timer_t *t, uint32_t value) |
234 | 5439779e | edgar_igl | { |
235 | 5439779e | edgar_igl | unsigned int wd_en = t->rw_wd_ctrl & (1 << 8); |
236 | 5439779e | edgar_igl | unsigned int wd_key = t->rw_wd_ctrl >> 9; |
237 | 5439779e | edgar_igl | unsigned int wd_cnt = t->rw_wd_ctrl & 511; |
238 | 5439779e | edgar_igl | unsigned int new_key = value >> 9 & ((1 << 7) - 1); |
239 | 5439779e | edgar_igl | unsigned int new_cmd = (value >> 8) & 1; |
240 | 5439779e | edgar_igl | |
241 | 5439779e | edgar_igl | /* If the watchdog is enabled, they written key must match the
|
242 | 5439779e | edgar_igl | complement of the previous. */
|
243 | 5439779e | edgar_igl | wd_key = ~wd_key & ((1 << 7) - 1); |
244 | 5439779e | edgar_igl | |
245 | 5439779e | edgar_igl | if (wd_en && wd_key != new_key)
|
246 | 5439779e | edgar_igl | return;
|
247 | 5439779e | edgar_igl | |
248 | 5439779e | edgar_igl | D(printf("en=%d new_key=%x oldkey=%x cmd=%d cnt=%d\n",
|
249 | 96768ff7 | edgar_igl | wd_en, new_key, wd_key, new_cmd, wd_cnt)); |
250 | 5439779e | edgar_igl | |
251 | 5ef98b47 | edgar_igl | if (t->wd_hits)
|
252 | 5ef98b47 | edgar_igl | qemu_irq_lower(t->nmi[0]);
|
253 | 5ef98b47 | edgar_igl | |
254 | 5ef98b47 | edgar_igl | t->wd_hits = 0;
|
255 | 5ef98b47 | edgar_igl | |
256 | 5439779e | edgar_igl | ptimer_set_freq(t->ptimer_wd, 760);
|
257 | 5439779e | edgar_igl | if (wd_cnt == 0) |
258 | 5439779e | edgar_igl | wd_cnt = 256;
|
259 | 5439779e | edgar_igl | ptimer_set_count(t->ptimer_wd, wd_cnt); |
260 | 5439779e | edgar_igl | if (new_cmd)
|
261 | 5439779e | edgar_igl | ptimer_run(t->ptimer_wd, 1);
|
262 | 5439779e | edgar_igl | else
|
263 | 5439779e | edgar_igl | ptimer_stop(t->ptimer_wd); |
264 | 5439779e | edgar_igl | |
265 | 5439779e | edgar_igl | t->rw_wd_ctrl = value; |
266 | 5439779e | edgar_igl | } |
267 | 5439779e | edgar_igl | |
268 | 83fa1010 | ths | static void |
269 | 83fa1010 | ths | timer_writel (void *opaque, target_phys_addr_t addr, uint32_t value)
|
270 | 83fa1010 | ths | { |
271 | ca87d03b | edgar_igl | struct fs_timer_t *t = opaque;
|
272 | bbaf29c7 | edgar_igl | |
273 | 83fa1010 | ths | switch (addr)
|
274 | 83fa1010 | ths | { |
275 | 83fa1010 | ths | case RW_TMR0_DIV:
|
276 | 60237223 | edgar_igl | t->rw_tmr0_div = value; |
277 | 83fa1010 | ths | break;
|
278 | 83fa1010 | ths | case RW_TMR0_CTRL:
|
279 | bbaf29c7 | edgar_igl | D(printf ("RW_TMR0_CTRL=%x\n", value));
|
280 | 60237223 | edgar_igl | t->rw_tmr0_ctrl = value; |
281 | 5439779e | edgar_igl | update_ctrl(t, 0);
|
282 | 83fa1010 | ths | break;
|
283 | 83fa1010 | ths | case RW_TMR1_DIV:
|
284 | 60237223 | edgar_igl | t->rw_tmr1_div = value; |
285 | 83fa1010 | ths | break;
|
286 | 83fa1010 | ths | case RW_TMR1_CTRL:
|
287 | bbaf29c7 | edgar_igl | D(printf ("RW_TMR1_CTRL=%x\n", value));
|
288 | 5439779e | edgar_igl | t->rw_tmr1_ctrl = value; |
289 | 5439779e | edgar_igl | update_ctrl(t, 1);
|
290 | 83fa1010 | ths | break;
|
291 | 83fa1010 | ths | case RW_INTR_MASK:
|
292 | bbaf29c7 | edgar_igl | D(printf ("RW_INTR_MASK=%x\n", value));
|
293 | ca87d03b | edgar_igl | t->rw_intr_mask = value; |
294 | 60237223 | edgar_igl | timer_update_irq(t); |
295 | e62b5b13 | edgar_igl | break;
|
296 | e62b5b13 | edgar_igl | case RW_WD_CTRL:
|
297 | 5439779e | edgar_igl | timer_watchdog_update(t, value); |
298 | 83fa1010 | ths | break;
|
299 | 83fa1010 | ths | case RW_ACK_INTR:
|
300 | 60237223 | edgar_igl | t->rw_ack_intr = value; |
301 | 60237223 | edgar_igl | timer_update_irq(t); |
302 | 60237223 | edgar_igl | t->rw_ack_intr = 0;
|
303 | 83fa1010 | ths | break;
|
304 | 83fa1010 | ths | default:
|
305 | d27b2e50 | edgar_igl | printf ("%s " TARGET_FMT_plx " %x\n", |
306 | d27b2e50 | edgar_igl | __func__, addr, value); |
307 | 83fa1010 | ths | break;
|
308 | 83fa1010 | ths | } |
309 | 83fa1010 | ths | } |
310 | 83fa1010 | ths | |
311 | 83fa1010 | ths | static CPUReadMemoryFunc *timer_read[] = {
|
312 | 5439779e | edgar_igl | &timer_rinvalid, |
313 | 5439779e | edgar_igl | &timer_rinvalid, |
314 | 5439779e | edgar_igl | &timer_readl, |
315 | 83fa1010 | ths | }; |
316 | 83fa1010 | ths | |
317 | 83fa1010 | ths | static CPUWriteMemoryFunc *timer_write[] = {
|
318 | 5439779e | edgar_igl | &timer_winvalid, |
319 | 5439779e | edgar_igl | &timer_winvalid, |
320 | 5439779e | edgar_igl | &timer_writel, |
321 | 83fa1010 | ths | }; |
322 | 83fa1010 | ths | |
323 | 5439779e | edgar_igl | static void etraxfs_timer_reset(void *opaque) |
324 | 5439779e | edgar_igl | { |
325 | 5439779e | edgar_igl | struct fs_timer_t *t = opaque;
|
326 | 5439779e | edgar_igl | |
327 | 5439779e | edgar_igl | ptimer_stop(t->ptimer_t0); |
328 | 5439779e | edgar_igl | ptimer_stop(t->ptimer_t1); |
329 | 5439779e | edgar_igl | ptimer_stop(t->ptimer_wd); |
330 | 5439779e | edgar_igl | t->rw_wd_ctrl = 0;
|
331 | 5439779e | edgar_igl | t->r_intr = 0;
|
332 | 5439779e | edgar_igl | t->rw_intr_mask = 0;
|
333 | 5439779e | edgar_igl | qemu_irq_lower(t->irq[0]);
|
334 | 5439779e | edgar_igl | } |
335 | 5439779e | edgar_igl | |
336 | 5ef98b47 | edgar_igl | void etraxfs_timer_init(CPUState *env, qemu_irq *irqs, qemu_irq *nmi,
|
337 | ca87d03b | edgar_igl | target_phys_addr_t base) |
338 | 83fa1010 | ths | { |
339 | ca87d03b | edgar_igl | static struct fs_timer_t *t; |
340 | 83fa1010 | ths | int timer_regs;
|
341 | 83fa1010 | ths | |
342 | ca87d03b | edgar_igl | t = qemu_mallocz(sizeof *t);
|
343 | ca87d03b | edgar_igl | if (!t)
|
344 | ca87d03b | edgar_igl | return;
|
345 | bbaf29c7 | edgar_igl | |
346 | 5439779e | edgar_igl | t->bh_t0 = qemu_bh_new(timer0_hit, t); |
347 | 5439779e | edgar_igl | t->bh_t1 = qemu_bh_new(timer1_hit, t); |
348 | 5439779e | edgar_igl | t->bh_wd = qemu_bh_new(watchdog_hit, t); |
349 | 5439779e | edgar_igl | t->ptimer_t0 = ptimer_init(t->bh_t0); |
350 | 5439779e | edgar_igl | t->ptimer_t1 = ptimer_init(t->bh_t1); |
351 | 5439779e | edgar_igl | t->ptimer_wd = ptimer_init(t->bh_wd); |
352 | 60237223 | edgar_igl | t->irq = irqs; |
353 | 5ef98b47 | edgar_igl | t->nmi = nmi; |
354 | ca87d03b | edgar_igl | t->env = env; |
355 | 83fa1010 | ths | |
356 | ca87d03b | edgar_igl | timer_regs = cpu_register_io_memory(0, timer_read, timer_write, t);
|
357 | ca87d03b | edgar_igl | cpu_register_physical_memory (base, 0x5c, timer_regs);
|
358 | 5439779e | edgar_igl | |
359 | 5439779e | edgar_igl | qemu_register_reset(etraxfs_timer_reset, t); |
360 | 83fa1010 | ths | } |