Revision 8f06bf69 tcg/mips/tcg-target.c

b/tcg/mips/tcg-target.c
419 419

  
420 420
static inline void tcg_out_bswap16(TCGContext *s, TCGReg ret, TCGReg arg)
421 421
{
422
#ifdef _MIPS_ARCH_MIPS32R2
422
#if defined(__mips_isa_rev) && (__mips_isa_rev >= 2)
423 423
    tcg_out_opc_reg(s, OPC_WSBH, ret, 0, arg);
424 424
#else
425 425
    /* ret and arg can't be register at */
......
436 436

  
437 437
static inline void tcg_out_bswap16s(TCGContext *s, TCGReg ret, TCGReg arg)
438 438
{
439
#ifdef _MIPS_ARCH_MIPS32R2
439
#if defined(__mips_isa_rev) && (__mips_isa_rev >= 2)
440 440
    tcg_out_opc_reg(s, OPC_WSBH, ret, 0, arg);
441 441
    tcg_out_opc_reg(s, OPC_SEH, ret, 0, ret);
442 442
#else
......
454 454

  
455 455
static inline void tcg_out_bswap32(TCGContext *s, TCGReg ret, TCGReg arg)
456 456
{
457
#ifdef _MIPS_ARCH_MIPS32R2
457
#if defined(__mips_isa_rev) && (__mips_isa_rev >= 2)
458 458
    tcg_out_opc_reg(s, OPC_WSBH, ret, 0, arg);
459 459
    tcg_out_opc_sa(s, OPC_ROTR, ret, ret, 16);
460 460
#else
......
480 480

  
481 481
static inline void tcg_out_ext8s(TCGContext *s, TCGReg ret, TCGReg arg)
482 482
{
483
#ifdef _MIPS_ARCH_MIPS32R2
483
#if defined(__mips_isa_rev) && (__mips_isa_rev >= 2)
484 484
    tcg_out_opc_reg(s, OPC_SEB, ret, 0, arg);
485 485
#else
486 486
    tcg_out_opc_sa(s, OPC_SLL, ret, arg, 24);
......
490 490

  
491 491
static inline void tcg_out_ext16s(TCGContext *s, TCGReg ret, TCGReg arg)
492 492
{
493
#ifdef _MIPS_ARCH_MIPS32R2
493
#if defined(__mips_isa_rev) && (__mips_isa_rev >= 2)
494 494
    tcg_out_opc_reg(s, OPC_SEH, ret, 0, arg);
495 495
#else
496 496
    tcg_out_opc_sa(s, OPC_SLL, ret, arg, 16);

Also available in: Unified diff