root / hw / unin_pci.c @ 8f40c388
History | View | Annotate | Download (8.7 kB)
1 | 502a5395 | pbrook | /*
|
---|---|---|---|
2 | 502a5395 | pbrook | * QEMU Uninorth PCI host (for all Mac99 and newer machines)
|
3 | 502a5395 | pbrook | *
|
4 | 502a5395 | pbrook | * Copyright (c) 2006 Fabrice Bellard
|
5 | 502a5395 | pbrook | *
|
6 | 502a5395 | pbrook | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | 502a5395 | pbrook | * of this software and associated documentation files (the "Software"), to deal
|
8 | 502a5395 | pbrook | * in the Software without restriction, including without limitation the rights
|
9 | 502a5395 | pbrook | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | 502a5395 | pbrook | * copies of the Software, and to permit persons to whom the Software is
|
11 | 502a5395 | pbrook | * furnished to do so, subject to the following conditions:
|
12 | 502a5395 | pbrook | *
|
13 | 502a5395 | pbrook | * The above copyright notice and this permission notice shall be included in
|
14 | 502a5395 | pbrook | * all copies or substantial portions of the Software.
|
15 | 502a5395 | pbrook | *
|
16 | 502a5395 | pbrook | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | 502a5395 | pbrook | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | 502a5395 | pbrook | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | 502a5395 | pbrook | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | 502a5395 | pbrook | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | 502a5395 | pbrook | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | 502a5395 | pbrook | * THE SOFTWARE.
|
23 | 502a5395 | pbrook | */
|
24 | 502a5395 | pbrook | #include "vl.h" |
25 | 502a5395 | pbrook | typedef target_phys_addr_t pci_addr_t;
|
26 | 502a5395 | pbrook | #include "pci_host.h" |
27 | 502a5395 | pbrook | |
28 | 502a5395 | pbrook | typedef PCIHostState UNINState;
|
29 | 502a5395 | pbrook | |
30 | 502a5395 | pbrook | static void pci_unin_main_config_writel (void *opaque, target_phys_addr_t addr, |
31 | 502a5395 | pbrook | uint32_t val) |
32 | 502a5395 | pbrook | { |
33 | 502a5395 | pbrook | UNINState *s = opaque; |
34 | 502a5395 | pbrook | int i;
|
35 | 502a5395 | pbrook | |
36 | 502a5395 | pbrook | #ifdef TARGET_WORDS_BIGENDIAN
|
37 | 502a5395 | pbrook | val = bswap32(val); |
38 | 502a5395 | pbrook | #endif
|
39 | 502a5395 | pbrook | |
40 | 502a5395 | pbrook | for (i = 11; i < 32; i++) { |
41 | 502a5395 | pbrook | if ((val & (1 << i)) != 0) |
42 | 502a5395 | pbrook | break;
|
43 | 502a5395 | pbrook | } |
44 | 502a5395 | pbrook | #if 0
|
45 | 502a5395 | pbrook | s->config_reg = 0x80000000 | (1 << 16) | (val & 0x7FC) | (i << 11);
|
46 | 502a5395 | pbrook | #else
|
47 | 502a5395 | pbrook | s->config_reg = 0x80000000 | (0 << 16) | (val & 0x7FC) | (i << 11); |
48 | 502a5395 | pbrook | #endif
|
49 | 502a5395 | pbrook | } |
50 | 502a5395 | pbrook | |
51 | 502a5395 | pbrook | static uint32_t pci_unin_main_config_readl (void *opaque, |
52 | 502a5395 | pbrook | target_phys_addr_t addr) |
53 | 502a5395 | pbrook | { |
54 | 502a5395 | pbrook | UNINState *s = opaque; |
55 | 502a5395 | pbrook | uint32_t val; |
56 | 502a5395 | pbrook | int devfn;
|
57 | 502a5395 | pbrook | |
58 | 502a5395 | pbrook | devfn = (s->config_reg >> 8) & 0xFF; |
59 | 502a5395 | pbrook | val = (1 << (devfn >> 3)) | ((devfn & 0x07) << 8) | (s->config_reg & 0xFC); |
60 | 502a5395 | pbrook | #ifdef TARGET_WORDS_BIGENDIAN
|
61 | 502a5395 | pbrook | val = bswap32(val); |
62 | 502a5395 | pbrook | #endif
|
63 | 502a5395 | pbrook | |
64 | 502a5395 | pbrook | return val;
|
65 | 502a5395 | pbrook | } |
66 | 502a5395 | pbrook | |
67 | 502a5395 | pbrook | static CPUWriteMemoryFunc *pci_unin_main_config_write[] = {
|
68 | 502a5395 | pbrook | &pci_unin_main_config_writel, |
69 | 502a5395 | pbrook | &pci_unin_main_config_writel, |
70 | 502a5395 | pbrook | &pci_unin_main_config_writel, |
71 | 502a5395 | pbrook | }; |
72 | 502a5395 | pbrook | |
73 | 502a5395 | pbrook | static CPUReadMemoryFunc *pci_unin_main_config_read[] = {
|
74 | 502a5395 | pbrook | &pci_unin_main_config_readl, |
75 | 502a5395 | pbrook | &pci_unin_main_config_readl, |
76 | 502a5395 | pbrook | &pci_unin_main_config_readl, |
77 | 502a5395 | pbrook | }; |
78 | 502a5395 | pbrook | |
79 | 502a5395 | pbrook | static CPUWriteMemoryFunc *pci_unin_main_write[] = {
|
80 | 502a5395 | pbrook | &pci_host_data_writeb, |
81 | 502a5395 | pbrook | &pci_host_data_writew, |
82 | 502a5395 | pbrook | &pci_host_data_writel, |
83 | 502a5395 | pbrook | }; |
84 | 502a5395 | pbrook | |
85 | 502a5395 | pbrook | static CPUReadMemoryFunc *pci_unin_main_read[] = {
|
86 | 502a5395 | pbrook | &pci_host_data_readb, |
87 | 502a5395 | pbrook | &pci_host_data_readw, |
88 | 502a5395 | pbrook | &pci_host_data_readl, |
89 | 502a5395 | pbrook | }; |
90 | 502a5395 | pbrook | |
91 | 502a5395 | pbrook | #if 0
|
92 | 502a5395 | pbrook | |
93 | 502a5395 | pbrook | static void pci_unin_config_writel (void *opaque, target_phys_addr_t addr,
|
94 | 502a5395 | pbrook | uint32_t val)
|
95 | 502a5395 | pbrook | {
|
96 | 502a5395 | pbrook | UNINState *s = opaque;
|
97 | 502a5395 | pbrook | |
98 | 502a5395 | pbrook | #ifdef TARGET_WORDS_BIGENDIAN
|
99 | 502a5395 | pbrook | val = bswap32(val);
|
100 | 502a5395 | pbrook | #endif
|
101 | 502a5395 | pbrook | s->config_reg = 0x80000000 | (val & ~0x00000001); |
102 | 502a5395 | pbrook | } |
103 | 502a5395 | pbrook | |
104 | 502a5395 | pbrook | static uint32_t pci_unin_config_readl (void *opaque, |
105 | 502a5395 | pbrook | target_phys_addr_t addr) |
106 | 502a5395 | pbrook | { |
107 | 502a5395 | pbrook | UNINState *s = opaque; |
108 | 502a5395 | pbrook | uint32_t val; |
109 | 502a5395 | pbrook | |
110 | 502a5395 | pbrook | val = (s->config_reg | 0x00000001) & ~0x80000000; |
111 | 502a5395 | pbrook | #ifdef TARGET_WORDS_BIGENDIAN
|
112 | 502a5395 | pbrook | val = bswap32(val); |
113 | 502a5395 | pbrook | #endif
|
114 | 502a5395 | pbrook | |
115 | 502a5395 | pbrook | return val;
|
116 | 502a5395 | pbrook | } |
117 | 502a5395 | pbrook | |
118 | 502a5395 | pbrook | static CPUWriteMemoryFunc *pci_unin_config_write[] = {
|
119 | 502a5395 | pbrook | &pci_unin_config_writel, |
120 | 502a5395 | pbrook | &pci_unin_config_writel, |
121 | 502a5395 | pbrook | &pci_unin_config_writel, |
122 | 502a5395 | pbrook | }; |
123 | 502a5395 | pbrook | |
124 | 502a5395 | pbrook | static CPUReadMemoryFunc *pci_unin_config_read[] = {
|
125 | 502a5395 | pbrook | &pci_unin_config_readl, |
126 | 502a5395 | pbrook | &pci_unin_config_readl, |
127 | 502a5395 | pbrook | &pci_unin_config_readl, |
128 | 502a5395 | pbrook | }; |
129 | 502a5395 | pbrook | |
130 | 502a5395 | pbrook | static CPUWriteMemoryFunc *pci_unin_write[] = {
|
131 | 502a5395 | pbrook | &pci_host_pci_writeb, |
132 | 502a5395 | pbrook | &pci_host_pci_writew, |
133 | 502a5395 | pbrook | &pci_host_pci_writel, |
134 | 502a5395 | pbrook | }; |
135 | 502a5395 | pbrook | |
136 | 502a5395 | pbrook | static CPUReadMemoryFunc *pci_unin_read[] = {
|
137 | 502a5395 | pbrook | &pci_host_pci_readb, |
138 | 502a5395 | pbrook | &pci_host_pci_readw, |
139 | 502a5395 | pbrook | &pci_host_pci_readl, |
140 | 502a5395 | pbrook | }; |
141 | 502a5395 | pbrook | #endif
|
142 | 502a5395 | pbrook | |
143 | 502a5395 | pbrook | static void pci_unin_set_irq(PCIDevice *d, void *pic, int irq_num, int level) |
144 | 502a5395 | pbrook | { |
145 | 502a5395 | pbrook | openpic_set_irq(pic, d->config[PCI_INTERRUPT_LINE], level); |
146 | 502a5395 | pbrook | } |
147 | 502a5395 | pbrook | |
148 | 502a5395 | pbrook | PCIBus *pci_pmac_init(void *pic)
|
149 | 502a5395 | pbrook | { |
150 | 502a5395 | pbrook | UNINState *s; |
151 | 502a5395 | pbrook | PCIDevice *d; |
152 | 502a5395 | pbrook | int pci_mem_config, pci_mem_data;
|
153 | 502a5395 | pbrook | |
154 | 502a5395 | pbrook | /* Use values found on a real PowerMac */
|
155 | 502a5395 | pbrook | /* Uninorth main bus */
|
156 | 502a5395 | pbrook | s = qemu_mallocz(sizeof(UNINState));
|
157 | 502a5395 | pbrook | s->bus = pci_register_bus(pci_unin_set_irq, NULL, 11 << 3); |
158 | 502a5395 | pbrook | |
159 | 502a5395 | pbrook | pci_mem_config = cpu_register_io_memory(0, pci_unin_main_config_read,
|
160 | 502a5395 | pbrook | pci_unin_main_config_write, s); |
161 | 502a5395 | pbrook | pci_mem_data = cpu_register_io_memory(0, pci_unin_main_read,
|
162 | 502a5395 | pbrook | pci_unin_main_write, s); |
163 | 502a5395 | pbrook | cpu_register_physical_memory(0xf2800000, 0x1000, pci_mem_config); |
164 | 502a5395 | pbrook | cpu_register_physical_memory(0xf2c00000, 0x1000, pci_mem_data); |
165 | 502a5395 | pbrook | d = pci_register_device(s->bus, "Uni-north main", sizeof(PCIDevice), |
166 | 502a5395 | pbrook | 11 << 3, NULL, NULL); |
167 | 502a5395 | pbrook | d->config[0x00] = 0x6b; // vendor_id : Apple |
168 | 502a5395 | pbrook | d->config[0x01] = 0x10; |
169 | 502a5395 | pbrook | d->config[0x02] = 0x1F; // device_id |
170 | 502a5395 | pbrook | d->config[0x03] = 0x00; |
171 | 502a5395 | pbrook | d->config[0x08] = 0x00; // revision |
172 | 502a5395 | pbrook | d->config[0x0A] = 0x00; // class_sub = pci host |
173 | 502a5395 | pbrook | d->config[0x0B] = 0x06; // class_base = PCI_bridge |
174 | 502a5395 | pbrook | d->config[0x0C] = 0x08; // cache_line_size |
175 | 502a5395 | pbrook | d->config[0x0D] = 0x10; // latency_timer |
176 | 502a5395 | pbrook | d->config[0x0E] = 0x00; // header_type |
177 | 502a5395 | pbrook | d->config[0x34] = 0x00; // capabilities_pointer |
178 | 502a5395 | pbrook | |
179 | 502a5395 | pbrook | #if 0 // XXX: not activated as PPC BIOS doesn't handle mutiple buses properly
|
180 | 502a5395 | pbrook | /* pci-to-pci bridge */
|
181 | 502a5395 | pbrook | d = pci_register_device("Uni-north bridge", sizeof(PCIDevice), 0, 13 << 3,
|
182 | 502a5395 | pbrook | NULL, NULL);
|
183 | 502a5395 | pbrook | d->config[0x00] = 0x11; // vendor_id : TI
|
184 | 502a5395 | pbrook | d->config[0x01] = 0x10;
|
185 | 502a5395 | pbrook | d->config[0x02] = 0x26; // device_id
|
186 | 502a5395 | pbrook | d->config[0x03] = 0x00;
|
187 | 502a5395 | pbrook | d->config[0x08] = 0x05; // revision
|
188 | 502a5395 | pbrook | d->config[0x0A] = 0x04; // class_sub = pci2pci
|
189 | 502a5395 | pbrook | d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
190 | 502a5395 | pbrook | d->config[0x0C] = 0x08; // cache_line_size
|
191 | 502a5395 | pbrook | d->config[0x0D] = 0x20; // latency_timer
|
192 | 502a5395 | pbrook | d->config[0x0E] = 0x01; // header_type
|
193 | 502a5395 | pbrook | |
194 | 502a5395 | pbrook | d->config[0x18] = 0x01; // primary_bus
|
195 | 502a5395 | pbrook | d->config[0x19] = 0x02; // secondary_bus
|
196 | 502a5395 | pbrook | d->config[0x1A] = 0x02; // subordinate_bus
|
197 | 502a5395 | pbrook | d->config[0x1B] = 0x20; // secondary_latency_timer
|
198 | 502a5395 | pbrook | d->config[0x1C] = 0x11; // io_base
|
199 | 502a5395 | pbrook | d->config[0x1D] = 0x01; // io_limit
|
200 | 502a5395 | pbrook | d->config[0x20] = 0x00; // memory_base
|
201 | 502a5395 | pbrook | d->config[0x21] = 0x80;
|
202 | 502a5395 | pbrook | d->config[0x22] = 0x00; // memory_limit
|
203 | 502a5395 | pbrook | d->config[0x23] = 0x80;
|
204 | 502a5395 | pbrook | d->config[0x24] = 0x01; // prefetchable_memory_base
|
205 | 502a5395 | pbrook | d->config[0x25] = 0x80;
|
206 | 502a5395 | pbrook | d->config[0x26] = 0xF1; // prefectchable_memory_limit
|
207 | 502a5395 | pbrook | d->config[0x27] = 0x7F;
|
208 | 502a5395 | pbrook | // d->config[0x34] = 0xdc // capabilities_pointer
|
209 | 502a5395 | pbrook | #endif
|
210 | 502a5395 | pbrook | #if 0 // XXX: not needed for now
|
211 | 502a5395 | pbrook | /* Uninorth AGP bus */
|
212 | 502a5395 | pbrook | s = &pci_bridge[1];
|
213 | 502a5395 | pbrook | pci_mem_config = cpu_register_io_memory(0, pci_unin_config_read,
|
214 | 502a5395 | pbrook | pci_unin_config_write, s);
|
215 | 502a5395 | pbrook | pci_mem_data = cpu_register_io_memory(0, pci_unin_read,
|
216 | 502a5395 | pbrook | pci_unin_write, s);
|
217 | 502a5395 | pbrook | cpu_register_physical_memory(0xf0800000, 0x1000, pci_mem_config);
|
218 | 502a5395 | pbrook | cpu_register_physical_memory(0xf0c00000, 0x1000, pci_mem_data);
|
219 | 502a5395 | pbrook | |
220 | 502a5395 | pbrook | d = pci_register_device("Uni-north AGP", sizeof(PCIDevice), 0, 11 << 3,
|
221 | 502a5395 | pbrook | NULL, NULL);
|
222 | 502a5395 | pbrook | d->config[0x00] = 0x6b; // vendor_id : Apple
|
223 | 502a5395 | pbrook | d->config[0x01] = 0x10;
|
224 | 502a5395 | pbrook | d->config[0x02] = 0x20; // device_id
|
225 | 502a5395 | pbrook | d->config[0x03] = 0x00;
|
226 | 502a5395 | pbrook | d->config[0x08] = 0x00; // revision
|
227 | 502a5395 | pbrook | d->config[0x0A] = 0x00; // class_sub = pci host
|
228 | 502a5395 | pbrook | d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
229 | 502a5395 | pbrook | d->config[0x0C] = 0x08; // cache_line_size
|
230 | 502a5395 | pbrook | d->config[0x0D] = 0x10; // latency_timer
|
231 | 502a5395 | pbrook | d->config[0x0E] = 0x00; // header_type
|
232 | 502a5395 | pbrook | // d->config[0x34] = 0x80; // capabilities_pointer
|
233 | 502a5395 | pbrook | #endif
|
234 | 502a5395 | pbrook | |
235 | 502a5395 | pbrook | #if 0 // XXX: not needed for now
|
236 | 502a5395 | pbrook | /* Uninorth internal bus */
|
237 | 502a5395 | pbrook | s = &pci_bridge[2];
|
238 | 502a5395 | pbrook | pci_mem_config = cpu_register_io_memory(0, pci_unin_config_read,
|
239 | 502a5395 | pbrook | pci_unin_config_write, s);
|
240 | 502a5395 | pbrook | pci_mem_data = cpu_register_io_memory(0, pci_unin_read,
|
241 | 502a5395 | pbrook | pci_unin_write, s);
|
242 | 502a5395 | pbrook | cpu_register_physical_memory(0xf4800000, 0x1000, pci_mem_config);
|
243 | 502a5395 | pbrook | cpu_register_physical_memory(0xf4c00000, 0x1000, pci_mem_data);
|
244 | 502a5395 | pbrook | |
245 | 502a5395 | pbrook | d = pci_register_device("Uni-north internal", sizeof(PCIDevice),
|
246 | 502a5395 | pbrook | 3, 11 << 3, NULL, NULL);
|
247 | 502a5395 | pbrook | d->config[0x00] = 0x6b; // vendor_id : Apple
|
248 | 502a5395 | pbrook | d->config[0x01] = 0x10;
|
249 | 502a5395 | pbrook | d->config[0x02] = 0x1E; // device_id
|
250 | 502a5395 | pbrook | d->config[0x03] = 0x00;
|
251 | 502a5395 | pbrook | d->config[0x08] = 0x00; // revision
|
252 | 502a5395 | pbrook | d->config[0x0A] = 0x00; // class_sub = pci host
|
253 | 502a5395 | pbrook | d->config[0x0B] = 0x06; // class_base = PCI_bridge
|
254 | 502a5395 | pbrook | d->config[0x0C] = 0x08; // cache_line_size
|
255 | 502a5395 | pbrook | d->config[0x0D] = 0x10; // latency_timer
|
256 | 502a5395 | pbrook | d->config[0x0E] = 0x00; // header_type
|
257 | 502a5395 | pbrook | d->config[0x34] = 0x00; // capabilities_pointer
|
258 | 502a5395 | pbrook | #endif
|
259 | 502a5395 | pbrook | return s->bus;
|
260 | 502a5395 | pbrook | } |