Revision 8ffc2d0d

b/target-xtensa/translate.c
1012 1012
            break;
1013 1013

  
1014 1014
        case 7: /*CACHEc*/
1015
            TBD();
1015
            if (RRI8_T < 8) {
1016
                HAS_OPTION(XTENSA_OPTION_DCACHE);
1017
            }
1018

  
1019
            switch (RRI8_T) {
1020
            case 0: /*DPFRc*/
1021
                break;
1022

  
1023
            case 1: /*DPFWc*/
1024
                break;
1025

  
1026
            case 2: /*DPFROc*/
1027
                break;
1028

  
1029
            case 3: /*DPFWOc*/
1030
                break;
1031

  
1032
            case 4: /*DHWBc*/
1033
                break;
1034

  
1035
            case 5: /*DHWBIc*/
1036
                break;
1037

  
1038
            case 6: /*DHIc*/
1039
                break;
1040

  
1041
            case 7: /*DIIc*/
1042
                break;
1043

  
1044
            case 8: /*DCEc*/
1045
                switch (OP1) {
1046
                case 0: /*DPFLl*/
1047
                    HAS_OPTION(XTENSA_OPTION_DCACHE_INDEX_LOCK);
1048
                    break;
1049

  
1050
                case 2: /*DHUl*/
1051
                    HAS_OPTION(XTENSA_OPTION_DCACHE_INDEX_LOCK);
1052
                    break;
1053

  
1054
                case 3: /*DIUl*/
1055
                    HAS_OPTION(XTENSA_OPTION_DCACHE_INDEX_LOCK);
1056
                    break;
1057

  
1058
                case 4: /*DIWBc*/
1059
                    HAS_OPTION(XTENSA_OPTION_DCACHE);
1060
                    break;
1061

  
1062
                case 5: /*DIWBIc*/
1063
                    HAS_OPTION(XTENSA_OPTION_DCACHE);
1064
                    break;
1065

  
1066
                default: /*reserved*/
1067
                    RESERVED();
1068
                    break;
1069

  
1070
                }
1071
                break;
1072

  
1073
            case 12: /*IPFc*/
1074
                HAS_OPTION(XTENSA_OPTION_ICACHE);
1075
                break;
1076

  
1077
            case 13: /*ICEc*/
1078
                switch (OP1) {
1079
                case 0: /*IPFLl*/
1080
                    HAS_OPTION(XTENSA_OPTION_ICACHE_INDEX_LOCK);
1081
                    break;
1082

  
1083
                case 2: /*IHUl*/
1084
                    HAS_OPTION(XTENSA_OPTION_ICACHE_INDEX_LOCK);
1085
                    break;
1086

  
1087
                case 3: /*IIUl*/
1088
                    HAS_OPTION(XTENSA_OPTION_ICACHE_INDEX_LOCK);
1089
                    break;
1090

  
1091
                default: /*reserved*/
1092
                    RESERVED();
1093
                    break;
1094
                }
1095
                break;
1096

  
1097
            case 14: /*IHIc*/
1098
                HAS_OPTION(XTENSA_OPTION_ICACHE);
1099
                break;
1100

  
1101
            case 15: /*IIIc*/
1102
                HAS_OPTION(XTENSA_OPTION_ICACHE);
1103
                break;
1104

  
1105
            default: /*reserved*/
1106
                RESERVED();
1107
                break;
1108
            }
1016 1109
            break;
1017 1110

  
1018 1111
        case 9: /*L16SI*/

Also available in: Unified diff