root / hw / versatilepb.c @ 9077f01b
History | View | Annotate | Download (12.3 kB)
1 |
/*
|
---|---|
2 |
* ARM Versatile Platform/Application Baseboard System emulation.
|
3 |
*
|
4 |
* Copyright (c) 2005-2007 CodeSourcery.
|
5 |
* Written by Paul Brook
|
6 |
*
|
7 |
* This code is licensed under the GPL.
|
8 |
*/
|
9 |
|
10 |
#include "sysbus.h" |
11 |
#include "arm-misc.h" |
12 |
#include "devices.h" |
13 |
#include "net.h" |
14 |
#include "sysemu.h" |
15 |
#include "pci.h" |
16 |
#include "i2c.h" |
17 |
#include "boards.h" |
18 |
#include "blockdev.h" |
19 |
#include "exec-memory.h" |
20 |
#include "flash.h" |
21 |
|
22 |
#define VERSATILE_FLASH_ADDR 0x34000000 |
23 |
#define VERSATILE_FLASH_SIZE (64 * 1024 * 1024) |
24 |
#define VERSATILE_FLASH_SECT_SIZE (256 * 1024) |
25 |
|
26 |
/* Primary interrupt controller. */
|
27 |
|
28 |
typedef struct vpb_sic_state |
29 |
{ |
30 |
SysBusDevice busdev; |
31 |
MemoryRegion iomem; |
32 |
uint32_t level; |
33 |
uint32_t mask; |
34 |
uint32_t pic_enable; |
35 |
qemu_irq parent[32];
|
36 |
int irq;
|
37 |
} vpb_sic_state; |
38 |
|
39 |
static const VMStateDescription vmstate_vpb_sic = { |
40 |
.name = "versatilepb_sic",
|
41 |
.version_id = 1,
|
42 |
.minimum_version_id = 1,
|
43 |
.fields = (VMStateField[]) { |
44 |
VMSTATE_UINT32(level, vpb_sic_state), |
45 |
VMSTATE_UINT32(mask, vpb_sic_state), |
46 |
VMSTATE_UINT32(pic_enable, vpb_sic_state), |
47 |
VMSTATE_END_OF_LIST() |
48 |
} |
49 |
}; |
50 |
|
51 |
static void vpb_sic_update(vpb_sic_state *s) |
52 |
{ |
53 |
uint32_t flags; |
54 |
|
55 |
flags = s->level & s->mask; |
56 |
qemu_set_irq(s->parent[s->irq], flags != 0);
|
57 |
} |
58 |
|
59 |
static void vpb_sic_update_pic(vpb_sic_state *s) |
60 |
{ |
61 |
int i;
|
62 |
uint32_t mask; |
63 |
|
64 |
for (i = 21; i <= 30; i++) { |
65 |
mask = 1u << i;
|
66 |
if (!(s->pic_enable & mask))
|
67 |
continue;
|
68 |
qemu_set_irq(s->parent[i], (s->level & mask) != 0);
|
69 |
} |
70 |
} |
71 |
|
72 |
static void vpb_sic_set_irq(void *opaque, int irq, int level) |
73 |
{ |
74 |
vpb_sic_state *s = (vpb_sic_state *)opaque; |
75 |
if (level)
|
76 |
s->level |= 1u << irq;
|
77 |
else
|
78 |
s->level &= ~(1u << irq);
|
79 |
if (s->pic_enable & (1u << irq)) |
80 |
qemu_set_irq(s->parent[irq], level); |
81 |
vpb_sic_update(s); |
82 |
} |
83 |
|
84 |
static uint64_t vpb_sic_read(void *opaque, target_phys_addr_t offset, |
85 |
unsigned size)
|
86 |
{ |
87 |
vpb_sic_state *s = (vpb_sic_state *)opaque; |
88 |
|
89 |
switch (offset >> 2) { |
90 |
case 0: /* STATUS */ |
91 |
return s->level & s->mask;
|
92 |
case 1: /* RAWSTAT */ |
93 |
return s->level;
|
94 |
case 2: /* ENABLE */ |
95 |
return s->mask;
|
96 |
case 4: /* SOFTINT */ |
97 |
return s->level & 1; |
98 |
case 8: /* PICENABLE */ |
99 |
return s->pic_enable;
|
100 |
default:
|
101 |
printf ("vpb_sic_read: Bad register offset 0x%x\n", (int)offset); |
102 |
return 0; |
103 |
} |
104 |
} |
105 |
|
106 |
static void vpb_sic_write(void *opaque, target_phys_addr_t offset, |
107 |
uint64_t value, unsigned size)
|
108 |
{ |
109 |
vpb_sic_state *s = (vpb_sic_state *)opaque; |
110 |
|
111 |
switch (offset >> 2) { |
112 |
case 2: /* ENSET */ |
113 |
s->mask |= value; |
114 |
break;
|
115 |
case 3: /* ENCLR */ |
116 |
s->mask &= ~value; |
117 |
break;
|
118 |
case 4: /* SOFTINTSET */ |
119 |
if (value)
|
120 |
s->mask |= 1;
|
121 |
break;
|
122 |
case 5: /* SOFTINTCLR */ |
123 |
if (value)
|
124 |
s->mask &= ~1u;
|
125 |
break;
|
126 |
case 8: /* PICENSET */ |
127 |
s->pic_enable |= (value & 0x7fe00000);
|
128 |
vpb_sic_update_pic(s); |
129 |
break;
|
130 |
case 9: /* PICENCLR */ |
131 |
s->pic_enable &= ~value; |
132 |
vpb_sic_update_pic(s); |
133 |
break;
|
134 |
default:
|
135 |
printf ("vpb_sic_write: Bad register offset 0x%x\n", (int)offset); |
136 |
return;
|
137 |
} |
138 |
vpb_sic_update(s); |
139 |
} |
140 |
|
141 |
static const MemoryRegionOps vpb_sic_ops = { |
142 |
.read = vpb_sic_read, |
143 |
.write = vpb_sic_write, |
144 |
.endianness = DEVICE_NATIVE_ENDIAN, |
145 |
}; |
146 |
|
147 |
static int vpb_sic_init(SysBusDevice *dev) |
148 |
{ |
149 |
vpb_sic_state *s = FROM_SYSBUS(vpb_sic_state, dev); |
150 |
int i;
|
151 |
|
152 |
qdev_init_gpio_in(&dev->qdev, vpb_sic_set_irq, 32);
|
153 |
for (i = 0; i < 32; i++) { |
154 |
sysbus_init_irq(dev, &s->parent[i]); |
155 |
} |
156 |
s->irq = 31;
|
157 |
memory_region_init_io(&s->iomem, &vpb_sic_ops, s, "vpb-sic", 0x1000); |
158 |
sysbus_init_mmio(dev, &s->iomem); |
159 |
return 0; |
160 |
} |
161 |
|
162 |
/* Board init. */
|
163 |
|
164 |
/* The AB and PB boards both use the same core, just with different
|
165 |
peripherans and expansion busses. For now we emulate a subset of the
|
166 |
PB peripherals and just change the board ID. */
|
167 |
|
168 |
static struct arm_boot_info versatile_binfo; |
169 |
|
170 |
static void versatile_init(ram_addr_t ram_size, |
171 |
const char *boot_device, |
172 |
const char *kernel_filename, const char *kernel_cmdline, |
173 |
const char *initrd_filename, const char *cpu_model, |
174 |
int board_id)
|
175 |
{ |
176 |
ARMCPU *cpu; |
177 |
MemoryRegion *sysmem = get_system_memory(); |
178 |
MemoryRegion *ram = g_new(MemoryRegion, 1);
|
179 |
qemu_irq *cpu_pic; |
180 |
qemu_irq pic[32];
|
181 |
qemu_irq sic[32];
|
182 |
DeviceState *dev, *sysctl; |
183 |
SysBusDevice *busdev; |
184 |
DeviceState *pl041; |
185 |
PCIBus *pci_bus; |
186 |
NICInfo *nd; |
187 |
i2c_bus *i2c; |
188 |
int n;
|
189 |
int done_smc = 0; |
190 |
DriveInfo *dinfo; |
191 |
|
192 |
if (!cpu_model) {
|
193 |
cpu_model = "arm926";
|
194 |
} |
195 |
cpu = cpu_arm_init(cpu_model); |
196 |
if (!cpu) {
|
197 |
fprintf(stderr, "Unable to find CPU definition\n");
|
198 |
exit(1);
|
199 |
} |
200 |
memory_region_init_ram(ram, "versatile.ram", ram_size);
|
201 |
vmstate_register_ram_global(ram); |
202 |
/* ??? RAM should repeat to fill physical memory space. */
|
203 |
/* SDRAM at address zero. */
|
204 |
memory_region_add_subregion(sysmem, 0, ram);
|
205 |
|
206 |
sysctl = qdev_create(NULL, "realview_sysctl"); |
207 |
qdev_prop_set_uint32(sysctl, "sys_id", 0x41007004); |
208 |
qdev_prop_set_uint32(sysctl, "proc_id", 0x02000000); |
209 |
qdev_init_nofail(sysctl); |
210 |
sysbus_mmio_map(sysbus_from_qdev(sysctl), 0, 0x10000000); |
211 |
|
212 |
cpu_pic = arm_pic_init_cpu(&cpu->env); |
213 |
dev = sysbus_create_varargs("pl190", 0x10140000, |
214 |
cpu_pic[0], cpu_pic[1], NULL); |
215 |
for (n = 0; n < 32; n++) { |
216 |
pic[n] = qdev_get_gpio_in(dev, n); |
217 |
} |
218 |
dev = sysbus_create_simple("versatilepb_sic", 0x10003000, NULL); |
219 |
for (n = 0; n < 32; n++) { |
220 |
sysbus_connect_irq(sysbus_from_qdev(dev), n, pic[n]); |
221 |
sic[n] = qdev_get_gpio_in(dev, n); |
222 |
} |
223 |
|
224 |
sysbus_create_simple("pl050_keyboard", 0x10006000, sic[3]); |
225 |
sysbus_create_simple("pl050_mouse", 0x10007000, sic[4]); |
226 |
|
227 |
dev = qdev_create(NULL, "versatile_pci"); |
228 |
busdev = sysbus_from_qdev(dev); |
229 |
qdev_init_nofail(dev); |
230 |
sysbus_mmio_map(busdev, 0, 0x41000000); /* PCI self-config */ |
231 |
sysbus_mmio_map(busdev, 1, 0x42000000); /* PCI config */ |
232 |
sysbus_connect_irq(busdev, 0, sic[27]); |
233 |
sysbus_connect_irq(busdev, 1, sic[28]); |
234 |
sysbus_connect_irq(busdev, 2, sic[29]); |
235 |
sysbus_connect_irq(busdev, 3, sic[30]); |
236 |
pci_bus = (PCIBus *)qdev_get_child_bus(dev, "pci");
|
237 |
|
238 |
/* The Versatile PCI bridge does not provide access to PCI IO space,
|
239 |
so many of the qemu PCI devices are not useable. */
|
240 |
for(n = 0; n < nb_nics; n++) { |
241 |
nd = &nd_table[n]; |
242 |
|
243 |
if (!done_smc && (!nd->model || strcmp(nd->model, "smc91c111") == 0)) { |
244 |
smc91c111_init(nd, 0x10010000, sic[25]); |
245 |
done_smc = 1;
|
246 |
} else {
|
247 |
pci_nic_init_nofail(nd, "rtl8139", NULL); |
248 |
} |
249 |
} |
250 |
if (usb_enabled) {
|
251 |
pci_create_simple(pci_bus, -1, "pci-ohci"); |
252 |
} |
253 |
n = drive_get_max_bus(IF_SCSI); |
254 |
while (n >= 0) { |
255 |
pci_create_simple(pci_bus, -1, "lsi53c895a"); |
256 |
n--; |
257 |
} |
258 |
|
259 |
sysbus_create_simple("pl011", 0x101f1000, pic[12]); |
260 |
sysbus_create_simple("pl011", 0x101f2000, pic[13]); |
261 |
sysbus_create_simple("pl011", 0x101f3000, pic[14]); |
262 |
sysbus_create_simple("pl011", 0x10009000, sic[6]); |
263 |
|
264 |
sysbus_create_simple("pl080", 0x10130000, pic[17]); |
265 |
sysbus_create_simple("sp804", 0x101e2000, pic[4]); |
266 |
sysbus_create_simple("sp804", 0x101e3000, pic[5]); |
267 |
|
268 |
/* The versatile/PB actually has a modified Color LCD controller
|
269 |
that includes hardware cursor support from the PL111. */
|
270 |
dev = sysbus_create_simple("pl110_versatile", 0x10120000, pic[16]); |
271 |
/* Wire up the mux control signals from the SYS_CLCD register */
|
272 |
qdev_connect_gpio_out(sysctl, 0, qdev_get_gpio_in(dev, 0)); |
273 |
|
274 |
sysbus_create_varargs("pl181", 0x10005000, sic[22], sic[1], NULL); |
275 |
sysbus_create_varargs("pl181", 0x1000b000, sic[23], sic[2], NULL); |
276 |
|
277 |
/* Add PL031 Real Time Clock. */
|
278 |
sysbus_create_simple("pl031", 0x101e8000, pic[10]); |
279 |
|
280 |
dev = sysbus_create_simple("versatile_i2c", 0x10002000, NULL); |
281 |
i2c = (i2c_bus *)qdev_get_child_bus(dev, "i2c");
|
282 |
i2c_create_slave(i2c, "ds1338", 0x68); |
283 |
|
284 |
/* Add PL041 AACI Interface to the LM4549 codec */
|
285 |
pl041 = qdev_create(NULL, "pl041"); |
286 |
qdev_prop_set_uint32(pl041, "nc_fifo_depth", 512); |
287 |
qdev_init_nofail(pl041); |
288 |
sysbus_mmio_map(sysbus_from_qdev(pl041), 0, 0x10004000); |
289 |
sysbus_connect_irq(sysbus_from_qdev(pl041), 0, sic[24]); |
290 |
|
291 |
/* Memory map for Versatile/PB: */
|
292 |
/* 0x10000000 System registers. */
|
293 |
/* 0x10001000 PCI controller config registers. */
|
294 |
/* 0x10002000 Serial bus interface. */
|
295 |
/* 0x10003000 Secondary interrupt controller. */
|
296 |
/* 0x10004000 AACI (audio). */
|
297 |
/* 0x10005000 MMCI0. */
|
298 |
/* 0x10006000 KMI0 (keyboard). */
|
299 |
/* 0x10007000 KMI1 (mouse). */
|
300 |
/* 0x10008000 Character LCD Interface. */
|
301 |
/* 0x10009000 UART3. */
|
302 |
/* 0x1000a000 Smart card 1. */
|
303 |
/* 0x1000b000 MMCI1. */
|
304 |
/* 0x10010000 Ethernet. */
|
305 |
/* 0x10020000 USB. */
|
306 |
/* 0x10100000 SSMC. */
|
307 |
/* 0x10110000 MPMC. */
|
308 |
/* 0x10120000 CLCD Controller. */
|
309 |
/* 0x10130000 DMA Controller. */
|
310 |
/* 0x10140000 Vectored interrupt controller. */
|
311 |
/* 0x101d0000 AHB Monitor Interface. */
|
312 |
/* 0x101e0000 System Controller. */
|
313 |
/* 0x101e1000 Watchdog Interface. */
|
314 |
/* 0x101e2000 Timer 0/1. */
|
315 |
/* 0x101e3000 Timer 2/3. */
|
316 |
/* 0x101e4000 GPIO port 0. */
|
317 |
/* 0x101e5000 GPIO port 1. */
|
318 |
/* 0x101e6000 GPIO port 2. */
|
319 |
/* 0x101e7000 GPIO port 3. */
|
320 |
/* 0x101e8000 RTC. */
|
321 |
/* 0x101f0000 Smart card 0. */
|
322 |
/* 0x101f1000 UART0. */
|
323 |
/* 0x101f2000 UART1. */
|
324 |
/* 0x101f3000 UART2. */
|
325 |
/* 0x101f4000 SSPI. */
|
326 |
/* 0x34000000 NOR Flash */
|
327 |
|
328 |
dinfo = drive_get(IF_PFLASH, 0, 0); |
329 |
if (!pflash_cfi01_register(VERSATILE_FLASH_ADDR, NULL, "versatile.flash", |
330 |
VERSATILE_FLASH_SIZE, dinfo ? dinfo->bdrv : NULL,
|
331 |
VERSATILE_FLASH_SECT_SIZE, |
332 |
VERSATILE_FLASH_SIZE / VERSATILE_FLASH_SECT_SIZE, |
333 |
4, 0x0089, 0x0018, 0x0000, 0x0, 0)) { |
334 |
fprintf(stderr, "qemu: Error registering flash memory.\n");
|
335 |
} |
336 |
|
337 |
versatile_binfo.ram_size = ram_size; |
338 |
versatile_binfo.kernel_filename = kernel_filename; |
339 |
versatile_binfo.kernel_cmdline = kernel_cmdline; |
340 |
versatile_binfo.initrd_filename = initrd_filename; |
341 |
versatile_binfo.board_id = board_id; |
342 |
arm_load_kernel(&cpu->env, &versatile_binfo); |
343 |
} |
344 |
|
345 |
static void vpb_init(ram_addr_t ram_size, |
346 |
const char *boot_device, |
347 |
const char *kernel_filename, const char *kernel_cmdline, |
348 |
const char *initrd_filename, const char *cpu_model) |
349 |
{ |
350 |
versatile_init(ram_size, |
351 |
boot_device, |
352 |
kernel_filename, kernel_cmdline, |
353 |
initrd_filename, cpu_model, 0x183);
|
354 |
} |
355 |
|
356 |
static void vab_init(ram_addr_t ram_size, |
357 |
const char *boot_device, |
358 |
const char *kernel_filename, const char *kernel_cmdline, |
359 |
const char *initrd_filename, const char *cpu_model) |
360 |
{ |
361 |
versatile_init(ram_size, |
362 |
boot_device, |
363 |
kernel_filename, kernel_cmdline, |
364 |
initrd_filename, cpu_model, 0x25e);
|
365 |
} |
366 |
|
367 |
static QEMUMachine versatilepb_machine = {
|
368 |
.name = "versatilepb",
|
369 |
.desc = "ARM Versatile/PB (ARM926EJ-S)",
|
370 |
.init = vpb_init, |
371 |
.use_scsi = 1,
|
372 |
}; |
373 |
|
374 |
static QEMUMachine versatileab_machine = {
|
375 |
.name = "versatileab",
|
376 |
.desc = "ARM Versatile/AB (ARM926EJ-S)",
|
377 |
.init = vab_init, |
378 |
.use_scsi = 1,
|
379 |
}; |
380 |
|
381 |
static void versatile_machine_init(void) |
382 |
{ |
383 |
qemu_register_machine(&versatilepb_machine); |
384 |
qemu_register_machine(&versatileab_machine); |
385 |
} |
386 |
|
387 |
machine_init(versatile_machine_init); |
388 |
|
389 |
static void vpb_sic_class_init(ObjectClass *klass, void *data) |
390 |
{ |
391 |
DeviceClass *dc = DEVICE_CLASS(klass); |
392 |
SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass); |
393 |
|
394 |
k->init = vpb_sic_init; |
395 |
dc->no_user = 1;
|
396 |
dc->vmsd = &vmstate_vpb_sic; |
397 |
} |
398 |
|
399 |
static TypeInfo vpb_sic_info = {
|
400 |
.name = "versatilepb_sic",
|
401 |
.parent = TYPE_SYS_BUS_DEVICE, |
402 |
.instance_size = sizeof(vpb_sic_state),
|
403 |
.class_init = vpb_sic_class_init, |
404 |
}; |
405 |
|
406 |
static void versatilepb_register_types(void) |
407 |
{ |
408 |
type_register_static(&vpb_sic_info); |
409 |
} |
410 |
|
411 |
type_init(versatilepb_register_types) |