root / target-i386 / ops_sse_header.h @ 90cb786c
History | View | Annotate | Download (9.7 kB)
1 | 5af45186 | bellard | /*
|
---|---|---|---|
2 | 5af45186 | bellard | * MMX/3DNow!/SSE/SSE2/SSE3/PNI support
|
3 | 5af45186 | bellard | *
|
4 | 5af45186 | bellard | * Copyright (c) 2005 Fabrice Bellard
|
5 | 5af45186 | bellard | *
|
6 | 5af45186 | bellard | * This library is free software; you can redistribute it and/or
|
7 | 5af45186 | bellard | * modify it under the terms of the GNU Lesser General Public
|
8 | 5af45186 | bellard | * License as published by the Free Software Foundation; either
|
9 | 5af45186 | bellard | * version 2 of the License, or (at your option) any later version.
|
10 | 5af45186 | bellard | *
|
11 | 5af45186 | bellard | * This library is distributed in the hope that it will be useful,
|
12 | 5af45186 | bellard | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 | 5af45186 | bellard | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 | 5af45186 | bellard | * Lesser General Public License for more details.
|
15 | 5af45186 | bellard | *
|
16 | 5af45186 | bellard | * You should have received a copy of the GNU Lesser General Public
|
17 | 5af45186 | bellard | * License along with this library; if not, write to the Free Software
|
18 | 5af45186 | bellard | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 | 5af45186 | bellard | */
|
20 | 5af45186 | bellard | #if SHIFT == 0 |
21 | 5af45186 | bellard | #define Reg MMXReg
|
22 | 5af45186 | bellard | #define SUFFIX _mmx
|
23 | 5af45186 | bellard | #else
|
24 | 5af45186 | bellard | #define Reg XMMReg
|
25 | 5af45186 | bellard | #define SUFFIX _xmm
|
26 | 5af45186 | bellard | #endif
|
27 | 5af45186 | bellard | |
28 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psrlw, SUFFIX), (Reg *d, Reg *s))
|
29 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psraw, SUFFIX), (Reg *d, Reg *s))
|
30 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psllw, SUFFIX), (Reg *d, Reg *s))
|
31 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psrld, SUFFIX), (Reg *d, Reg *s))
|
32 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psrad, SUFFIX), (Reg *d, Reg *s))
|
33 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pslld, SUFFIX), (Reg *d, Reg *s))
|
34 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psrlq, SUFFIX), (Reg *d, Reg *s))
|
35 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psllq, SUFFIX), (Reg *d, Reg *s))
|
36 | 5af45186 | bellard | |
37 | 5af45186 | bellard | #if SHIFT == 1 |
38 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psrldq, SUFFIX), (Reg *d, Reg *s))
|
39 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pslldq, SUFFIX), (Reg *d, Reg *s))
|
40 | 5af45186 | bellard | #endif
|
41 | 5af45186 | bellard | |
42 | 5af45186 | bellard | #define SSE_HELPER_B(name, F)\
|
43 | 437a88a5 | bellard | DEF_HELPER(void, glue(name, SUFFIX), (Reg *d, Reg *s))
|
44 | 5af45186 | bellard | |
45 | 5af45186 | bellard | #define SSE_HELPER_W(name, F)\
|
46 | 437a88a5 | bellard | DEF_HELPER(void, glue(name, SUFFIX), (Reg *d, Reg *s))
|
47 | 5af45186 | bellard | |
48 | 5af45186 | bellard | #define SSE_HELPER_L(name, F)\
|
49 | 437a88a5 | bellard | DEF_HELPER(void, glue(name, SUFFIX), (Reg *d, Reg *s))
|
50 | 5af45186 | bellard | |
51 | 5af45186 | bellard | #define SSE_HELPER_Q(name, F)\
|
52 | 437a88a5 | bellard | DEF_HELPER(void, glue(name, SUFFIX), (Reg *d, Reg *s))
|
53 | 5af45186 | bellard | |
54 | 437a88a5 | bellard | SSE_HELPER_B(helper_paddb, FADD) |
55 | 437a88a5 | bellard | SSE_HELPER_W(helper_paddw, FADD) |
56 | 437a88a5 | bellard | SSE_HELPER_L(helper_paddl, FADD) |
57 | 437a88a5 | bellard | SSE_HELPER_Q(helper_paddq, FADD) |
58 | 5af45186 | bellard | |
59 | 437a88a5 | bellard | SSE_HELPER_B(helper_psubb, FSUB) |
60 | 437a88a5 | bellard | SSE_HELPER_W(helper_psubw, FSUB) |
61 | 437a88a5 | bellard | SSE_HELPER_L(helper_psubl, FSUB) |
62 | 437a88a5 | bellard | SSE_HELPER_Q(helper_psubq, FSUB) |
63 | 5af45186 | bellard | |
64 | 437a88a5 | bellard | SSE_HELPER_B(helper_paddusb, FADDUB) |
65 | 437a88a5 | bellard | SSE_HELPER_B(helper_paddsb, FADDSB) |
66 | 437a88a5 | bellard | SSE_HELPER_B(helper_psubusb, FSUBUB) |
67 | 437a88a5 | bellard | SSE_HELPER_B(helper_psubsb, FSUBSB) |
68 | 5af45186 | bellard | |
69 | 437a88a5 | bellard | SSE_HELPER_W(helper_paddusw, FADDUW) |
70 | 437a88a5 | bellard | SSE_HELPER_W(helper_paddsw, FADDSW) |
71 | 437a88a5 | bellard | SSE_HELPER_W(helper_psubusw, FSUBUW) |
72 | 437a88a5 | bellard | SSE_HELPER_W(helper_psubsw, FSUBSW) |
73 | 5af45186 | bellard | |
74 | 437a88a5 | bellard | SSE_HELPER_B(helper_pminub, FMINUB) |
75 | 437a88a5 | bellard | SSE_HELPER_B(helper_pmaxub, FMAXUB) |
76 | 5af45186 | bellard | |
77 | 437a88a5 | bellard | SSE_HELPER_W(helper_pminsw, FMINSW) |
78 | 437a88a5 | bellard | SSE_HELPER_W(helper_pmaxsw, FMAXSW) |
79 | 5af45186 | bellard | |
80 | 437a88a5 | bellard | SSE_HELPER_Q(helper_pand, FAND) |
81 | 437a88a5 | bellard | SSE_HELPER_Q(helper_pandn, FANDN) |
82 | 437a88a5 | bellard | SSE_HELPER_Q(helper_por, FOR) |
83 | 437a88a5 | bellard | SSE_HELPER_Q(helper_pxor, FXOR) |
84 | 5af45186 | bellard | |
85 | 437a88a5 | bellard | SSE_HELPER_B(helper_pcmpgtb, FCMPGTB) |
86 | 437a88a5 | bellard | SSE_HELPER_W(helper_pcmpgtw, FCMPGTW) |
87 | 437a88a5 | bellard | SSE_HELPER_L(helper_pcmpgtl, FCMPGTL) |
88 | 5af45186 | bellard | |
89 | 437a88a5 | bellard | SSE_HELPER_B(helper_pcmpeqb, FCMPEQ) |
90 | 437a88a5 | bellard | SSE_HELPER_W(helper_pcmpeqw, FCMPEQ) |
91 | 437a88a5 | bellard | SSE_HELPER_L(helper_pcmpeql, FCMPEQ) |
92 | 5af45186 | bellard | |
93 | 437a88a5 | bellard | SSE_HELPER_W(helper_pmullw, FMULLW) |
94 | 5af45186 | bellard | #if SHIFT == 0 |
95 | 437a88a5 | bellard | SSE_HELPER_W(helper_pmulhrw, FMULHRW) |
96 | 5af45186 | bellard | #endif
|
97 | 437a88a5 | bellard | SSE_HELPER_W(helper_pmulhuw, FMULHUW) |
98 | 437a88a5 | bellard | SSE_HELPER_W(helper_pmulhw, FMULHW) |
99 | 5af45186 | bellard | |
100 | 437a88a5 | bellard | SSE_HELPER_B(helper_pavgb, FAVG) |
101 | 437a88a5 | bellard | SSE_HELPER_W(helper_pavgw, FAVG) |
102 | 5af45186 | bellard | |
103 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pmuludq, SUFFIX) , (Reg *d, Reg *s))
|
104 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pmaddwd, SUFFIX) , (Reg *d, Reg *s))
|
105 | 5af45186 | bellard | |
106 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_psadbw, SUFFIX) , (Reg *d, Reg *s))
|
107 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_maskmov, SUFFIX) , (Reg *d, Reg *s, target_ulong a0))
|
108 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_movl_mm_T0, SUFFIX) , (Reg *d, uint32_t val))
|
109 | 5af45186 | bellard | #ifdef TARGET_X86_64
|
110 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_movq_mm_T0, SUFFIX) , (Reg *d, uint64_t val))
|
111 | 5af45186 | bellard | #endif
|
112 | 5af45186 | bellard | |
113 | 5af45186 | bellard | #if SHIFT == 0 |
114 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pshufw, SUFFIX) , (Reg *d, Reg *s, int order)) |
115 | 5af45186 | bellard | #else
|
116 | 437a88a5 | bellard | DEF_HELPER(void, helper_shufps, (Reg *d, Reg *s, int order)) |
117 | 437a88a5 | bellard | DEF_HELPER(void, helper_shufpd, (Reg *d, Reg *s, int order)) |
118 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pshufd, SUFFIX) , (Reg *d, Reg *s, int order)) |
119 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pshuflw, SUFFIX) , (Reg *d, Reg *s, int order)) |
120 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_pshufhw, SUFFIX) , (Reg *d, Reg *s, int order)) |
121 | 5af45186 | bellard | #endif
|
122 | 5af45186 | bellard | |
123 | 5af45186 | bellard | #if SHIFT == 1 |
124 | 5af45186 | bellard | /* FPU ops */
|
125 | 5af45186 | bellard | /* XXX: not accurate */
|
126 | 5af45186 | bellard | |
127 | 5af45186 | bellard | #define SSE_HELPER_S(name, F)\
|
128 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## ps , (Reg *d, Reg *s)) \ |
129 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## ss , (Reg *d, Reg *s)) \ |
130 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## pd , (Reg *d, Reg *s)) \ |
131 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## sd , (Reg *d, Reg *s)) |
132 | 437a88a5 | bellard | |
133 | 437a88a5 | bellard | SSE_HELPER_S(add, FPU_ADD) |
134 | 437a88a5 | bellard | SSE_HELPER_S(sub, FPU_SUB) |
135 | 437a88a5 | bellard | SSE_HELPER_S(mul, FPU_MUL) |
136 | 437a88a5 | bellard | SSE_HELPER_S(div, FPU_DIV) |
137 | 437a88a5 | bellard | SSE_HELPER_S(min, FPU_MIN) |
138 | 437a88a5 | bellard | SSE_HELPER_S(max, FPU_MAX) |
139 | 437a88a5 | bellard | SSE_HELPER_S(sqrt, FPU_SQRT) |
140 | 437a88a5 | bellard | |
141 | 437a88a5 | bellard | |
142 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtps2pd, (Reg *d, Reg *s))
|
143 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtpd2ps, (Reg *d, Reg *s))
|
144 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtss2sd, (Reg *d, Reg *s))
|
145 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtsd2ss, (Reg *d, Reg *s))
|
146 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtdq2ps, (Reg *d, Reg *s))
|
147 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtdq2pd, (Reg *d, Reg *s))
|
148 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtpi2ps, (XMMReg *d, MMXReg *s))
|
149 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtpi2pd, (XMMReg *d, MMXReg *s))
|
150 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtsi2ss, (XMMReg *d, uint32_t val))
|
151 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtsi2sd, (XMMReg *d, uint32_t val))
|
152 | 5af45186 | bellard | |
153 | 5af45186 | bellard | #ifdef TARGET_X86_64
|
154 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtsq2ss, (XMMReg *d, uint64_t val))
|
155 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtsq2sd, (XMMReg *d, uint64_t val))
|
156 | 5af45186 | bellard | #endif
|
157 | 5af45186 | bellard | |
158 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtps2dq, (XMMReg *d, XMMReg *s))
|
159 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtpd2dq, (XMMReg *d, XMMReg *s))
|
160 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtps2pi, (MMXReg *d, XMMReg *s))
|
161 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvtpd2pi, (MMXReg *d, XMMReg *s))
|
162 | 437a88a5 | bellard | DEF_HELPER(int32_t, helper_cvtss2si, (XMMReg *s)) |
163 | 437a88a5 | bellard | DEF_HELPER(int32_t, helper_cvtsd2si, (XMMReg *s)) |
164 | 5af45186 | bellard | #ifdef TARGET_X86_64
|
165 | 437a88a5 | bellard | DEF_HELPER(int64_t, helper_cvtss2sq, (XMMReg *s)) |
166 | 437a88a5 | bellard | DEF_HELPER(int64_t, helper_cvtsd2sq, (XMMReg *s)) |
167 | 5af45186 | bellard | #endif
|
168 | 5af45186 | bellard | |
169 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvttps2dq, (XMMReg *d, XMMReg *s))
|
170 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvttpd2dq, (XMMReg *d, XMMReg *s))
|
171 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvttps2pi, (MMXReg *d, XMMReg *s))
|
172 | 437a88a5 | bellard | DEF_HELPER(void, helper_cvttpd2pi, (MMXReg *d, XMMReg *s))
|
173 | 437a88a5 | bellard | DEF_HELPER(int32_t, helper_cvttss2si, (XMMReg *s)) |
174 | 437a88a5 | bellard | DEF_HELPER(int32_t, helper_cvttsd2si, (XMMReg *s)) |
175 | 5af45186 | bellard | #ifdef TARGET_X86_64
|
176 | 437a88a5 | bellard | DEF_HELPER(int64_t, helper_cvttss2sq, (XMMReg *s)) |
177 | 437a88a5 | bellard | DEF_HELPER(int64_t, helper_cvttsd2sq, (XMMReg *s)) |
178 | 5af45186 | bellard | #endif
|
179 | 5af45186 | bellard | |
180 | 437a88a5 | bellard | DEF_HELPER(void, helper_rsqrtps, (XMMReg *d, XMMReg *s))
|
181 | 437a88a5 | bellard | DEF_HELPER(void, helper_rsqrtss, (XMMReg *d, XMMReg *s))
|
182 | 437a88a5 | bellard | DEF_HELPER(void, helper_rcpps, (XMMReg *d, XMMReg *s))
|
183 | 437a88a5 | bellard | DEF_HELPER(void, helper_rcpss, (XMMReg *d, XMMReg *s))
|
184 | 437a88a5 | bellard | DEF_HELPER(void, helper_haddps, (XMMReg *d, XMMReg *s))
|
185 | 437a88a5 | bellard | DEF_HELPER(void, helper_haddpd, (XMMReg *d, XMMReg *s))
|
186 | 437a88a5 | bellard | DEF_HELPER(void, helper_hsubps, (XMMReg *d, XMMReg *s))
|
187 | 437a88a5 | bellard | DEF_HELPER(void, helper_hsubpd, (XMMReg *d, XMMReg *s))
|
188 | 437a88a5 | bellard | DEF_HELPER(void, helper_addsubps, (XMMReg *d, XMMReg *s))
|
189 | 437a88a5 | bellard | DEF_HELPER(void, helper_addsubpd, (XMMReg *d, XMMReg *s))
|
190 | 5af45186 | bellard | |
191 | 5af45186 | bellard | #define SSE_HELPER_CMP(name, F)\
|
192 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## ps , (Reg *d, Reg *s)) \ |
193 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## ss , (Reg *d, Reg *s)) \ |
194 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## pd , (Reg *d, Reg *s)) \ |
195 | 437a88a5 | bellard | DEF_HELPER(void, helper_ ## name ## sd , (Reg *d, Reg *s)) |
196 | 437a88a5 | bellard | |
197 | 437a88a5 | bellard | SSE_HELPER_CMP(cmpeq, FPU_CMPEQ) |
198 | 437a88a5 | bellard | SSE_HELPER_CMP(cmplt, FPU_CMPLT) |
199 | 437a88a5 | bellard | SSE_HELPER_CMP(cmple, FPU_CMPLE) |
200 | 437a88a5 | bellard | SSE_HELPER_CMP(cmpunord, FPU_CMPUNORD) |
201 | 437a88a5 | bellard | SSE_HELPER_CMP(cmpneq, FPU_CMPNEQ) |
202 | 437a88a5 | bellard | SSE_HELPER_CMP(cmpnlt, FPU_CMPNLT) |
203 | 437a88a5 | bellard | SSE_HELPER_CMP(cmpnle, FPU_CMPNLE) |
204 | 437a88a5 | bellard | SSE_HELPER_CMP(cmpord, FPU_CMPORD) |
205 | 437a88a5 | bellard | |
206 | 437a88a5 | bellard | DEF_HELPER(void, helper_ucomiss, (Reg *d, Reg *s))
|
207 | 437a88a5 | bellard | DEF_HELPER(void, helper_comiss, (Reg *d, Reg *s))
|
208 | 437a88a5 | bellard | DEF_HELPER(void, helper_ucomisd, (Reg *d, Reg *s))
|
209 | 437a88a5 | bellard | DEF_HELPER(void, helper_comisd, (Reg *d, Reg *s))
|
210 | 437a88a5 | bellard | DEF_HELPER(uint32_t, helper_movmskps, (Reg *s)) |
211 | 437a88a5 | bellard | DEF_HELPER(uint32_t, helper_movmskpd, (Reg *s)) |
212 | 5af45186 | bellard | #endif
|
213 | 5af45186 | bellard | |
214 | 437a88a5 | bellard | DEF_HELPER(uint32_t, glue(helper_pmovmskb, SUFFIX), (Reg *s)) |
215 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_packsswb, SUFFIX) , (Reg *d, Reg *s))
|
216 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_packuswb, SUFFIX) , (Reg *d, Reg *s))
|
217 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_packssdw, SUFFIX) , (Reg *d, Reg *s))
|
218 | 5af45186 | bellard | #define UNPCK_OP(base_name, base) \
|
219 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_punpck ## base_name ## bw, SUFFIX) , (Reg *d, Reg *s)) \ |
220 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_punpck ## base_name ## wd, SUFFIX) , (Reg *d, Reg *s)) \ |
221 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_punpck ## base_name ## dq, SUFFIX) , (Reg *d, Reg *s)) |
222 | 5af45186 | bellard | |
223 | 437a88a5 | bellard | UNPCK_OP(l, 0)
|
224 | 437a88a5 | bellard | UNPCK_OP(h, 1)
|
225 | 5af45186 | bellard | |
226 | 5af45186 | bellard | #if SHIFT == 1 |
227 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_punpcklqdq, SUFFIX) , (Reg *d, Reg *s))
|
228 | 437a88a5 | bellard | DEF_HELPER(void, glue(helper_punpckhqdq, SUFFIX) , (Reg *d, Reg *s))
|
229 | 5af45186 | bellard | #endif
|
230 | 5af45186 | bellard | |
231 | 5af45186 | bellard | /* 3DNow! float ops */
|
232 | 5af45186 | bellard | #if SHIFT == 0 |
233 | 437a88a5 | bellard | DEF_HELPER(void, helper_pi2fd, (MMXReg *d, MMXReg *s))
|
234 | 437a88a5 | bellard | DEF_HELPER(void, helper_pi2fw, (MMXReg *d, MMXReg *s))
|
235 | 437a88a5 | bellard | DEF_HELPER(void, helper_pf2id, (MMXReg *d, MMXReg *s))
|
236 | 437a88a5 | bellard | DEF_HELPER(void, helper_pf2iw, (MMXReg *d, MMXReg *s))
|
237 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfacc, (MMXReg *d, MMXReg *s))
|
238 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfadd, (MMXReg *d, MMXReg *s))
|
239 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfcmpeq, (MMXReg *d, MMXReg *s))
|
240 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfcmpge, (MMXReg *d, MMXReg *s))
|
241 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfcmpgt, (MMXReg *d, MMXReg *s))
|
242 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfmax, (MMXReg *d, MMXReg *s))
|
243 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfmin, (MMXReg *d, MMXReg *s))
|
244 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfmul, (MMXReg *d, MMXReg *s))
|
245 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfnacc, (MMXReg *d, MMXReg *s))
|
246 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfpnacc, (MMXReg *d, MMXReg *s))
|
247 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfrcp, (MMXReg *d, MMXReg *s))
|
248 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfrsqrt, (MMXReg *d, MMXReg *s))
|
249 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfsub, (MMXReg *d, MMXReg *s))
|
250 | 437a88a5 | bellard | DEF_HELPER(void, helper_pfsubr, (MMXReg *d, MMXReg *s))
|
251 | 437a88a5 | bellard | DEF_HELPER(void, helper_pswapd, (MMXReg *d, MMXReg *s))
|
252 | 5af45186 | bellard | #endif
|
253 | 5af45186 | bellard | |
254 | 5af45186 | bellard | #undef SHIFT
|
255 | 5af45186 | bellard | #undef Reg
|
256 | 5af45186 | bellard | #undef SUFFIX
|
257 | 5af45186 | bellard | |
258 | 5af45186 | bellard | #undef SSE_HELPER_B
|
259 | 5af45186 | bellard | #undef SSE_HELPER_W
|
260 | 5af45186 | bellard | #undef SSE_HELPER_L
|
261 | 5af45186 | bellard | #undef SSE_HELPER_Q
|
262 | 5af45186 | bellard | #undef SSE_HELPER_S
|
263 | 5af45186 | bellard | #undef SSE_HELPER_CMP
|
264 | 5af45186 | bellard | #undef UNPCK_OP |