root / vl.h @ 95219897
History | View | Annotate | Download (31 kB)
1 | fc01f7e7 | bellard | /*
|
---|---|---|---|
2 | fc01f7e7 | bellard | * QEMU System Emulator header
|
3 | fc01f7e7 | bellard | *
|
4 | fc01f7e7 | bellard | * Copyright (c) 2003 Fabrice Bellard
|
5 | fc01f7e7 | bellard | *
|
6 | fc01f7e7 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | fc01f7e7 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | fc01f7e7 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | fc01f7e7 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | fc01f7e7 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | fc01f7e7 | bellard | * furnished to do so, subject to the following conditions:
|
12 | fc01f7e7 | bellard | *
|
13 | fc01f7e7 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | fc01f7e7 | bellard | * all copies or substantial portions of the Software.
|
15 | fc01f7e7 | bellard | *
|
16 | fc01f7e7 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | fc01f7e7 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | fc01f7e7 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | fc01f7e7 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | fc01f7e7 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | fc01f7e7 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | fc01f7e7 | bellard | * THE SOFTWARE.
|
23 | fc01f7e7 | bellard | */
|
24 | fc01f7e7 | bellard | #ifndef VL_H
|
25 | fc01f7e7 | bellard | #define VL_H
|
26 | fc01f7e7 | bellard | |
27 | 67b915a5 | bellard | /* we put basic includes here to avoid repeating them in device drivers */
|
28 | 67b915a5 | bellard | #include <stdlib.h> |
29 | 67b915a5 | bellard | #include <stdio.h> |
30 | 67b915a5 | bellard | #include <stdarg.h> |
31 | 67b915a5 | bellard | #include <string.h> |
32 | 67b915a5 | bellard | #include <inttypes.h> |
33 | 85571bc7 | bellard | #include <limits.h> |
34 | 8a7ddc38 | bellard | #include <time.h> |
35 | 67b915a5 | bellard | #include <ctype.h> |
36 | 67b915a5 | bellard | #include <errno.h> |
37 | 67b915a5 | bellard | #include <unistd.h> |
38 | 67b915a5 | bellard | #include <fcntl.h> |
39 | 7d3505c5 | bellard | #include <sys/stat.h> |
40 | fb065187 | bellard | #include "audio/audio.h" |
41 | 67b915a5 | bellard | |
42 | 67b915a5 | bellard | #ifndef O_LARGEFILE
|
43 | 67b915a5 | bellard | #define O_LARGEFILE 0 |
44 | 67b915a5 | bellard | #endif
|
45 | 40c3bac3 | bellard | #ifndef O_BINARY
|
46 | 40c3bac3 | bellard | #define O_BINARY 0 |
47 | 40c3bac3 | bellard | #endif
|
48 | 67b915a5 | bellard | |
49 | 67b915a5 | bellard | #ifdef _WIN32
|
50 | 57d1a2b6 | bellard | #define lseek _lseeki64
|
51 | 57d1a2b6 | bellard | #define ENOTSUP 4096 |
52 | 57d1a2b6 | bellard | /* XXX: find 64 bit version */
|
53 | 57d1a2b6 | bellard | #define ftruncate chsize
|
54 | 57d1a2b6 | bellard | |
55 | 57d1a2b6 | bellard | static inline char *realpath(const char *path, char *resolved_path) |
56 | 57d1a2b6 | bellard | { |
57 | 57d1a2b6 | bellard | _fullpath(resolved_path, path, _MAX_PATH); |
58 | 57d1a2b6 | bellard | return resolved_path;
|
59 | 57d1a2b6 | bellard | } |
60 | 67b915a5 | bellard | #endif
|
61 | 8a7ddc38 | bellard | |
62 | ea2384d3 | bellard | #ifdef QEMU_TOOL
|
63 | ea2384d3 | bellard | |
64 | ea2384d3 | bellard | /* we use QEMU_TOOL in the command line tools which do not depend on
|
65 | ea2384d3 | bellard | the target CPU type */
|
66 | ea2384d3 | bellard | #include "config-host.h" |
67 | ea2384d3 | bellard | #include <setjmp.h> |
68 | ea2384d3 | bellard | #include "osdep.h" |
69 | ea2384d3 | bellard | #include "bswap.h" |
70 | ea2384d3 | bellard | |
71 | ea2384d3 | bellard | #else
|
72 | ea2384d3 | bellard | |
73 | 16f62432 | bellard | #include "cpu.h" |
74 | 1fddef4b | bellard | #include "gdbstub.h" |
75 | 16f62432 | bellard | |
76 | ea2384d3 | bellard | #endif /* !defined(QEMU_TOOL) */ |
77 | ea2384d3 | bellard | |
78 | 67b915a5 | bellard | #ifndef glue
|
79 | 67b915a5 | bellard | #define xglue(x, y) x ## y |
80 | 67b915a5 | bellard | #define glue(x, y) xglue(x, y)
|
81 | 67b915a5 | bellard | #define stringify(s) tostring(s)
|
82 | 67b915a5 | bellard | #define tostring(s) #s |
83 | 67b915a5 | bellard | #endif
|
84 | 67b915a5 | bellard | |
85 | 33e3963e | bellard | /* vl.c */
|
86 | 80cabfad | bellard | uint64_t muldiv64(uint64_t a, uint32_t b, uint32_t c); |
87 | 313aa567 | bellard | |
88 | 80cabfad | bellard | void hw_error(const char *fmt, ...); |
89 | 80cabfad | bellard | |
90 | 7587cf44 | bellard | int get_image_size(const char *filename); |
91 | 80cabfad | bellard | int load_image(const char *filename, uint8_t *addr); |
92 | 80cabfad | bellard | extern const char *bios_dir; |
93 | 80cabfad | bellard | |
94 | 80cabfad | bellard | void pstrcpy(char *buf, int buf_size, const char *str); |
95 | 80cabfad | bellard | char *pstrcat(char *buf, int buf_size, const char *s); |
96 | 82c643ff | bellard | int strstart(const char *str, const char *val, const char **ptr); |
97 | c4b1fcc0 | bellard | |
98 | 8a7ddc38 | bellard | extern int vm_running; |
99 | 8a7ddc38 | bellard | |
100 | 0bd48850 | bellard | typedef struct vm_change_state_entry VMChangeStateEntry; |
101 | 0bd48850 | bellard | typedef void VMChangeStateHandler(void *opaque, int running); |
102 | 8a7ddc38 | bellard | typedef void VMStopHandler(void *opaque, int reason); |
103 | 8a7ddc38 | bellard | |
104 | 0bd48850 | bellard | VMChangeStateEntry *qemu_add_vm_change_state_handler(VMChangeStateHandler *cb, |
105 | 0bd48850 | bellard | void *opaque);
|
106 | 0bd48850 | bellard | void qemu_del_vm_change_state_handler(VMChangeStateEntry *e);
|
107 | 0bd48850 | bellard | |
108 | 8a7ddc38 | bellard | int qemu_add_vm_stop_handler(VMStopHandler *cb, void *opaque); |
109 | 8a7ddc38 | bellard | void qemu_del_vm_stop_handler(VMStopHandler *cb, void *opaque); |
110 | 8a7ddc38 | bellard | |
111 | 8a7ddc38 | bellard | void vm_start(void); |
112 | 8a7ddc38 | bellard | void vm_stop(int reason); |
113 | 8a7ddc38 | bellard | |
114 | bb0c6722 | bellard | typedef void QEMUResetHandler(void *opaque); |
115 | bb0c6722 | bellard | |
116 | bb0c6722 | bellard | void qemu_register_reset(QEMUResetHandler *func, void *opaque); |
117 | bb0c6722 | bellard | void qemu_system_reset_request(void); |
118 | bb0c6722 | bellard | void qemu_system_shutdown_request(void); |
119 | 3475187d | bellard | void qemu_system_powerdown_request(void); |
120 | 3475187d | bellard | #if !defined(TARGET_SPARC)
|
121 | 3475187d | bellard | // Please implement a power failure function to signal the OS
|
122 | 3475187d | bellard | #define qemu_system_powerdown() do{}while(0) |
123 | 3475187d | bellard | #else
|
124 | 3475187d | bellard | void qemu_system_powerdown(void); |
125 | 3475187d | bellard | #endif
|
126 | bb0c6722 | bellard | |
127 | ea2384d3 | bellard | void main_loop_wait(int timeout); |
128 | ea2384d3 | bellard | |
129 | 0ced6589 | bellard | extern int ram_size; |
130 | 0ced6589 | bellard | extern int bios_size; |
131 | ee22c2f7 | bellard | extern int rtc_utc; |
132 | 1f04275e | bellard | extern int cirrus_vga_enabled; |
133 | 28b9b5af | bellard | extern int graphic_width; |
134 | 28b9b5af | bellard | extern int graphic_height; |
135 | 28b9b5af | bellard | extern int graphic_depth; |
136 | 3d11d0eb | bellard | extern const char *keyboard_layout; |
137 | d993e026 | bellard | extern int kqemu_allowed; |
138 | a09db21f | bellard | extern int win2k_install_hack; |
139 | bb36d470 | bellard | extern int usb_enabled; |
140 | 6a00d601 | bellard | extern int smp_cpus; |
141 | 0ced6589 | bellard | |
142 | 0ced6589 | bellard | /* XXX: make it dynamic */
|
143 | 0ced6589 | bellard | #if defined (TARGET_PPC)
|
144 | d5295253 | bellard | #define BIOS_SIZE ((512 + 32) * 1024) |
145 | 6af0bf9c | bellard | #elif defined(TARGET_MIPS)
|
146 | 6af0bf9c | bellard | #define BIOS_SIZE (128 * 1024) |
147 | 0ced6589 | bellard | #else
|
148 | 7587cf44 | bellard | #define BIOS_SIZE ((256 + 64) * 1024) |
149 | 0ced6589 | bellard | #endif
|
150 | aaaa7df6 | bellard | |
151 | 63066f4f | bellard | /* keyboard/mouse support */
|
152 | 63066f4f | bellard | |
153 | 63066f4f | bellard | #define MOUSE_EVENT_LBUTTON 0x01 |
154 | 63066f4f | bellard | #define MOUSE_EVENT_RBUTTON 0x02 |
155 | 63066f4f | bellard | #define MOUSE_EVENT_MBUTTON 0x04 |
156 | 63066f4f | bellard | |
157 | 63066f4f | bellard | typedef void QEMUPutKBDEvent(void *opaque, int keycode); |
158 | 63066f4f | bellard | typedef void QEMUPutMouseEvent(void *opaque, int dx, int dy, int dz, int buttons_state); |
159 | 63066f4f | bellard | |
160 | 63066f4f | bellard | void qemu_add_kbd_event_handler(QEMUPutKBDEvent *func, void *opaque); |
161 | 63066f4f | bellard | void qemu_add_mouse_event_handler(QEMUPutMouseEvent *func, void *opaque); |
162 | 63066f4f | bellard | |
163 | 63066f4f | bellard | void kbd_put_keycode(int keycode); |
164 | 63066f4f | bellard | void kbd_mouse_event(int dx, int dy, int dz, int buttons_state); |
165 | 63066f4f | bellard | |
166 | 82c643ff | bellard | /* keysym is a unicode code except for special keys (see QEMU_KEY_xxx
|
167 | 82c643ff | bellard | constants) */
|
168 | 82c643ff | bellard | #define QEMU_KEY_ESC1(c) ((c) | 0xe100) |
169 | 82c643ff | bellard | #define QEMU_KEY_BACKSPACE 0x007f |
170 | 82c643ff | bellard | #define QEMU_KEY_UP QEMU_KEY_ESC1('A') |
171 | 82c643ff | bellard | #define QEMU_KEY_DOWN QEMU_KEY_ESC1('B') |
172 | 82c643ff | bellard | #define QEMU_KEY_RIGHT QEMU_KEY_ESC1('C') |
173 | 82c643ff | bellard | #define QEMU_KEY_LEFT QEMU_KEY_ESC1('D') |
174 | 82c643ff | bellard | #define QEMU_KEY_HOME QEMU_KEY_ESC1(1) |
175 | 82c643ff | bellard | #define QEMU_KEY_END QEMU_KEY_ESC1(4) |
176 | 82c643ff | bellard | #define QEMU_KEY_PAGEUP QEMU_KEY_ESC1(5) |
177 | 82c643ff | bellard | #define QEMU_KEY_PAGEDOWN QEMU_KEY_ESC1(6) |
178 | 82c643ff | bellard | #define QEMU_KEY_DELETE QEMU_KEY_ESC1(3) |
179 | 82c643ff | bellard | |
180 | 82c643ff | bellard | #define QEMU_KEY_CTRL_UP 0xe400 |
181 | 82c643ff | bellard | #define QEMU_KEY_CTRL_DOWN 0xe401 |
182 | 82c643ff | bellard | #define QEMU_KEY_CTRL_LEFT 0xe402 |
183 | 82c643ff | bellard | #define QEMU_KEY_CTRL_RIGHT 0xe403 |
184 | 82c643ff | bellard | #define QEMU_KEY_CTRL_HOME 0xe404 |
185 | 82c643ff | bellard | #define QEMU_KEY_CTRL_END 0xe405 |
186 | 82c643ff | bellard | #define QEMU_KEY_CTRL_PAGEUP 0xe406 |
187 | 82c643ff | bellard | #define QEMU_KEY_CTRL_PAGEDOWN 0xe407 |
188 | 82c643ff | bellard | |
189 | 82c643ff | bellard | void kbd_put_keysym(int keysym); |
190 | 82c643ff | bellard | |
191 | c20709aa | bellard | /* async I/O support */
|
192 | c20709aa | bellard | |
193 | c20709aa | bellard | typedef void IOReadHandler(void *opaque, const uint8_t *buf, int size); |
194 | c20709aa | bellard | typedef int IOCanRWHandler(void *opaque); |
195 | 7c9d8e07 | bellard | typedef void IOHandler(void *opaque); |
196 | c20709aa | bellard | |
197 | 7c9d8e07 | bellard | int qemu_set_fd_handler2(int fd, |
198 | 7c9d8e07 | bellard | IOCanRWHandler *fd_read_poll, |
199 | 7c9d8e07 | bellard | IOHandler *fd_read, |
200 | 7c9d8e07 | bellard | IOHandler *fd_write, |
201 | 7c9d8e07 | bellard | void *opaque);
|
202 | 7c9d8e07 | bellard | int qemu_set_fd_handler(int fd, |
203 | 7c9d8e07 | bellard | IOHandler *fd_read, |
204 | 7c9d8e07 | bellard | IOHandler *fd_write, |
205 | 7c9d8e07 | bellard | void *opaque);
|
206 | c20709aa | bellard | |
207 | 82c643ff | bellard | /* character device */
|
208 | 82c643ff | bellard | |
209 | 82c643ff | bellard | #define CHR_EVENT_BREAK 0 /* serial break char */ |
210 | ea2384d3 | bellard | #define CHR_EVENT_FOCUS 1 /* focus to this terminal (modal input needed) */ |
211 | 82c643ff | bellard | |
212 | 2122c51a | bellard | |
213 | 2122c51a | bellard | |
214 | 2122c51a | bellard | #define CHR_IOCTL_SERIAL_SET_PARAMS 1 |
215 | 2122c51a | bellard | typedef struct { |
216 | 2122c51a | bellard | int speed;
|
217 | 2122c51a | bellard | int parity;
|
218 | 2122c51a | bellard | int data_bits;
|
219 | 2122c51a | bellard | int stop_bits;
|
220 | 2122c51a | bellard | } QEMUSerialSetParams; |
221 | 2122c51a | bellard | |
222 | 2122c51a | bellard | #define CHR_IOCTL_SERIAL_SET_BREAK 2 |
223 | 2122c51a | bellard | |
224 | 2122c51a | bellard | #define CHR_IOCTL_PP_READ_DATA 3 |
225 | 2122c51a | bellard | #define CHR_IOCTL_PP_WRITE_DATA 4 |
226 | 2122c51a | bellard | #define CHR_IOCTL_PP_READ_CONTROL 5 |
227 | 2122c51a | bellard | #define CHR_IOCTL_PP_WRITE_CONTROL 6 |
228 | 2122c51a | bellard | #define CHR_IOCTL_PP_READ_STATUS 7 |
229 | 2122c51a | bellard | |
230 | 82c643ff | bellard | typedef void IOEventHandler(void *opaque, int event); |
231 | 82c643ff | bellard | |
232 | 82c643ff | bellard | typedef struct CharDriverState { |
233 | 82c643ff | bellard | int (*chr_write)(struct CharDriverState *s, const uint8_t *buf, int len); |
234 | 82c643ff | bellard | void (*chr_add_read_handler)(struct CharDriverState *s, |
235 | 82c643ff | bellard | IOCanRWHandler *fd_can_read, |
236 | 82c643ff | bellard | IOReadHandler *fd_read, void *opaque);
|
237 | 2122c51a | bellard | int (*chr_ioctl)(struct CharDriverState *s, int cmd, void *arg); |
238 | 82c643ff | bellard | IOEventHandler *chr_event; |
239 | eb45f5fe | bellard | void (*chr_send_event)(struct CharDriverState *chr, int event); |
240 | 82c643ff | bellard | void *opaque;
|
241 | 82c643ff | bellard | } CharDriverState; |
242 | 82c643ff | bellard | |
243 | 82c643ff | bellard | void qemu_chr_printf(CharDriverState *s, const char *fmt, ...); |
244 | 82c643ff | bellard | int qemu_chr_write(CharDriverState *s, const uint8_t *buf, int len); |
245 | ea2384d3 | bellard | void qemu_chr_send_event(CharDriverState *s, int event); |
246 | 82c643ff | bellard | void qemu_chr_add_read_handler(CharDriverState *s,
|
247 | 82c643ff | bellard | IOCanRWHandler *fd_can_read, |
248 | 82c643ff | bellard | IOReadHandler *fd_read, void *opaque);
|
249 | 82c643ff | bellard | void qemu_chr_add_event_handler(CharDriverState *s, IOEventHandler *chr_event);
|
250 | 2122c51a | bellard | int qemu_chr_ioctl(CharDriverState *s, int cmd, void *arg); |
251 | f8d179e3 | bellard | |
252 | 82c643ff | bellard | /* consoles */
|
253 | 82c643ff | bellard | |
254 | 82c643ff | bellard | typedef struct DisplayState DisplayState; |
255 | 82c643ff | bellard | typedef struct TextConsole TextConsole; |
256 | 82c643ff | bellard | |
257 | 95219897 | pbrook | typedef void (*vga_hw_update_ptr)(void *); |
258 | 95219897 | pbrook | typedef void (*vga_hw_invalidate_ptr)(void *); |
259 | 95219897 | pbrook | typedef void (*vga_hw_screen_dump_ptr)(void *, const char *); |
260 | 95219897 | pbrook | |
261 | 95219897 | pbrook | TextConsole *graphic_console_init(DisplayState *ds, vga_hw_update_ptr update, |
262 | 95219897 | pbrook | vga_hw_invalidate_ptr invalidate, |
263 | 95219897 | pbrook | vga_hw_screen_dump_ptr screen_dump, |
264 | 95219897 | pbrook | void *opaque);
|
265 | 95219897 | pbrook | void vga_hw_update(void); |
266 | 95219897 | pbrook | void vga_hw_invalidate(void); |
267 | 95219897 | pbrook | void vga_hw_screen_dump(const char *filename); |
268 | 95219897 | pbrook | |
269 | 95219897 | pbrook | int is_graphic_console(void); |
270 | 82c643ff | bellard | CharDriverState *text_console_init(DisplayState *ds); |
271 | 82c643ff | bellard | void console_select(unsigned int index); |
272 | 82c643ff | bellard | |
273 | 8d11df9e | bellard | /* serial ports */
|
274 | 8d11df9e | bellard | |
275 | 8d11df9e | bellard | #define MAX_SERIAL_PORTS 4 |
276 | 8d11df9e | bellard | |
277 | 8d11df9e | bellard | extern CharDriverState *serial_hds[MAX_SERIAL_PORTS];
|
278 | 8d11df9e | bellard | |
279 | 6508fe59 | bellard | /* parallel ports */
|
280 | 6508fe59 | bellard | |
281 | 6508fe59 | bellard | #define MAX_PARALLEL_PORTS 3 |
282 | 6508fe59 | bellard | |
283 | 6508fe59 | bellard | extern CharDriverState *parallel_hds[MAX_PARALLEL_PORTS];
|
284 | 6508fe59 | bellard | |
285 | 7c9d8e07 | bellard | /* VLANs support */
|
286 | 7c9d8e07 | bellard | |
287 | 7c9d8e07 | bellard | typedef struct VLANClientState VLANClientState; |
288 | 7c9d8e07 | bellard | |
289 | 7c9d8e07 | bellard | struct VLANClientState {
|
290 | 7c9d8e07 | bellard | IOReadHandler *fd_read; |
291 | d861b05e | pbrook | /* Packets may still be sent if this returns zero. It's used to
|
292 | d861b05e | pbrook | rate-limit the slirp code. */
|
293 | d861b05e | pbrook | IOCanRWHandler *fd_can_read; |
294 | 7c9d8e07 | bellard | void *opaque;
|
295 | 7c9d8e07 | bellard | struct VLANClientState *next;
|
296 | 7c9d8e07 | bellard | struct VLANState *vlan;
|
297 | 7c9d8e07 | bellard | char info_str[256]; |
298 | 7c9d8e07 | bellard | }; |
299 | 7c9d8e07 | bellard | |
300 | 7c9d8e07 | bellard | typedef struct VLANState { |
301 | 7c9d8e07 | bellard | int id;
|
302 | 7c9d8e07 | bellard | VLANClientState *first_client; |
303 | 7c9d8e07 | bellard | struct VLANState *next;
|
304 | 7c9d8e07 | bellard | } VLANState; |
305 | 7c9d8e07 | bellard | |
306 | 7c9d8e07 | bellard | VLANState *qemu_find_vlan(int id);
|
307 | 7c9d8e07 | bellard | VLANClientState *qemu_new_vlan_client(VLANState *vlan, |
308 | d861b05e | pbrook | IOReadHandler *fd_read, |
309 | d861b05e | pbrook | IOCanRWHandler *fd_can_read, |
310 | d861b05e | pbrook | void *opaque);
|
311 | d861b05e | pbrook | int qemu_can_send_packet(VLANClientState *vc);
|
312 | 7c9d8e07 | bellard | void qemu_send_packet(VLANClientState *vc, const uint8_t *buf, int size); |
313 | d861b05e | pbrook | void qemu_handler_true(void *opaque); |
314 | 7c9d8e07 | bellard | |
315 | 7c9d8e07 | bellard | void do_info_network(void); |
316 | 7c9d8e07 | bellard | |
317 | 7fb843f8 | bellard | /* TAP win32 */
|
318 | 7fb843f8 | bellard | int tap_win32_init(VLANState *vlan, const char *ifname); |
319 | 7fb843f8 | bellard | void tap_win32_poll(void); |
320 | 7fb843f8 | bellard | |
321 | 7c9d8e07 | bellard | /* NIC info */
|
322 | c4b1fcc0 | bellard | |
323 | c4b1fcc0 | bellard | #define MAX_NICS 8 |
324 | c4b1fcc0 | bellard | |
325 | 7c9d8e07 | bellard | typedef struct NICInfo { |
326 | c4b1fcc0 | bellard | uint8_t macaddr[6];
|
327 | a41b2ff2 | pbrook | const char *model; |
328 | 7c9d8e07 | bellard | VLANState *vlan; |
329 | 7c9d8e07 | bellard | } NICInfo; |
330 | c4b1fcc0 | bellard | |
331 | c4b1fcc0 | bellard | extern int nb_nics; |
332 | 7c9d8e07 | bellard | extern NICInfo nd_table[MAX_NICS];
|
333 | 8a7ddc38 | bellard | |
334 | 8a7ddc38 | bellard | /* timers */
|
335 | 8a7ddc38 | bellard | |
336 | 8a7ddc38 | bellard | typedef struct QEMUClock QEMUClock; |
337 | 8a7ddc38 | bellard | typedef struct QEMUTimer QEMUTimer; |
338 | 8a7ddc38 | bellard | typedef void QEMUTimerCB(void *opaque); |
339 | 8a7ddc38 | bellard | |
340 | 8a7ddc38 | bellard | /* The real time clock should be used only for stuff which does not
|
341 | 8a7ddc38 | bellard | change the virtual machine state, as it is run even if the virtual
|
342 | 69b91039 | bellard | machine is stopped. The real time clock has a frequency of 1000
|
343 | 8a7ddc38 | bellard | Hz. */
|
344 | 8a7ddc38 | bellard | extern QEMUClock *rt_clock;
|
345 | 8a7ddc38 | bellard | |
346 | e80cfcfc | bellard | /* The virtual clock is only run during the emulation. It is stopped
|
347 | 8a7ddc38 | bellard | when the virtual machine is stopped. Virtual timers use a high
|
348 | 8a7ddc38 | bellard | precision clock, usually cpu cycles (use ticks_per_sec). */
|
349 | 8a7ddc38 | bellard | extern QEMUClock *vm_clock;
|
350 | 8a7ddc38 | bellard | |
351 | 8a7ddc38 | bellard | int64_t qemu_get_clock(QEMUClock *clock); |
352 | 8a7ddc38 | bellard | |
353 | 8a7ddc38 | bellard | QEMUTimer *qemu_new_timer(QEMUClock *clock, QEMUTimerCB *cb, void *opaque);
|
354 | 8a7ddc38 | bellard | void qemu_free_timer(QEMUTimer *ts);
|
355 | 8a7ddc38 | bellard | void qemu_del_timer(QEMUTimer *ts);
|
356 | 8a7ddc38 | bellard | void qemu_mod_timer(QEMUTimer *ts, int64_t expire_time);
|
357 | 8a7ddc38 | bellard | int qemu_timer_pending(QEMUTimer *ts);
|
358 | 8a7ddc38 | bellard | |
359 | 8a7ddc38 | bellard | extern int64_t ticks_per_sec;
|
360 | 8a7ddc38 | bellard | extern int pit_min_timer_count; |
361 | 8a7ddc38 | bellard | |
362 | 8a7ddc38 | bellard | void cpu_enable_ticks(void); |
363 | 8a7ddc38 | bellard | void cpu_disable_ticks(void); |
364 | 8a7ddc38 | bellard | |
365 | 8a7ddc38 | bellard | /* VM Load/Save */
|
366 | 8a7ddc38 | bellard | |
367 | 8a7ddc38 | bellard | typedef FILE QEMUFile;
|
368 | 8a7ddc38 | bellard | |
369 | 8a7ddc38 | bellard | void qemu_put_buffer(QEMUFile *f, const uint8_t *buf, int size); |
370 | 8a7ddc38 | bellard | void qemu_put_byte(QEMUFile *f, int v); |
371 | 8a7ddc38 | bellard | void qemu_put_be16(QEMUFile *f, unsigned int v); |
372 | 8a7ddc38 | bellard | void qemu_put_be32(QEMUFile *f, unsigned int v); |
373 | 8a7ddc38 | bellard | void qemu_put_be64(QEMUFile *f, uint64_t v);
|
374 | 8a7ddc38 | bellard | int qemu_get_buffer(QEMUFile *f, uint8_t *buf, int size); |
375 | 8a7ddc38 | bellard | int qemu_get_byte(QEMUFile *f);
|
376 | 8a7ddc38 | bellard | unsigned int qemu_get_be16(QEMUFile *f); |
377 | 8a7ddc38 | bellard | unsigned int qemu_get_be32(QEMUFile *f); |
378 | 8a7ddc38 | bellard | uint64_t qemu_get_be64(QEMUFile *f); |
379 | 8a7ddc38 | bellard | |
380 | 8a7ddc38 | bellard | static inline void qemu_put_be64s(QEMUFile *f, const uint64_t *pv) |
381 | 8a7ddc38 | bellard | { |
382 | 8a7ddc38 | bellard | qemu_put_be64(f, *pv); |
383 | 8a7ddc38 | bellard | } |
384 | 8a7ddc38 | bellard | |
385 | 8a7ddc38 | bellard | static inline void qemu_put_be32s(QEMUFile *f, const uint32_t *pv) |
386 | 8a7ddc38 | bellard | { |
387 | 8a7ddc38 | bellard | qemu_put_be32(f, *pv); |
388 | 8a7ddc38 | bellard | } |
389 | 8a7ddc38 | bellard | |
390 | 8a7ddc38 | bellard | static inline void qemu_put_be16s(QEMUFile *f, const uint16_t *pv) |
391 | 8a7ddc38 | bellard | { |
392 | 8a7ddc38 | bellard | qemu_put_be16(f, *pv); |
393 | 8a7ddc38 | bellard | } |
394 | 8a7ddc38 | bellard | |
395 | 8a7ddc38 | bellard | static inline void qemu_put_8s(QEMUFile *f, const uint8_t *pv) |
396 | 8a7ddc38 | bellard | { |
397 | 8a7ddc38 | bellard | qemu_put_byte(f, *pv); |
398 | 8a7ddc38 | bellard | } |
399 | 8a7ddc38 | bellard | |
400 | 8a7ddc38 | bellard | static inline void qemu_get_be64s(QEMUFile *f, uint64_t *pv) |
401 | 8a7ddc38 | bellard | { |
402 | 8a7ddc38 | bellard | *pv = qemu_get_be64(f); |
403 | 8a7ddc38 | bellard | } |
404 | 8a7ddc38 | bellard | |
405 | 8a7ddc38 | bellard | static inline void qemu_get_be32s(QEMUFile *f, uint32_t *pv) |
406 | 8a7ddc38 | bellard | { |
407 | 8a7ddc38 | bellard | *pv = qemu_get_be32(f); |
408 | 8a7ddc38 | bellard | } |
409 | 8a7ddc38 | bellard | |
410 | 8a7ddc38 | bellard | static inline void qemu_get_be16s(QEMUFile *f, uint16_t *pv) |
411 | 8a7ddc38 | bellard | { |
412 | 8a7ddc38 | bellard | *pv = qemu_get_be16(f); |
413 | 8a7ddc38 | bellard | } |
414 | 8a7ddc38 | bellard | |
415 | 8a7ddc38 | bellard | static inline void qemu_get_8s(QEMUFile *f, uint8_t *pv) |
416 | 8a7ddc38 | bellard | { |
417 | 8a7ddc38 | bellard | *pv = qemu_get_byte(f); |
418 | 8a7ddc38 | bellard | } |
419 | 8a7ddc38 | bellard | |
420 | c27004ec | bellard | #if TARGET_LONG_BITS == 64 |
421 | c27004ec | bellard | #define qemu_put_betl qemu_put_be64
|
422 | c27004ec | bellard | #define qemu_get_betl qemu_get_be64
|
423 | c27004ec | bellard | #define qemu_put_betls qemu_put_be64s
|
424 | c27004ec | bellard | #define qemu_get_betls qemu_get_be64s
|
425 | c27004ec | bellard | #else
|
426 | c27004ec | bellard | #define qemu_put_betl qemu_put_be32
|
427 | c27004ec | bellard | #define qemu_get_betl qemu_get_be32
|
428 | c27004ec | bellard | #define qemu_put_betls qemu_put_be32s
|
429 | c27004ec | bellard | #define qemu_get_betls qemu_get_be32s
|
430 | c27004ec | bellard | #endif
|
431 | c27004ec | bellard | |
432 | 8a7ddc38 | bellard | int64_t qemu_ftell(QEMUFile *f); |
433 | 8a7ddc38 | bellard | int64_t qemu_fseek(QEMUFile *f, int64_t pos, int whence);
|
434 | 8a7ddc38 | bellard | |
435 | 8a7ddc38 | bellard | typedef void SaveStateHandler(QEMUFile *f, void *opaque); |
436 | 8a7ddc38 | bellard | typedef int LoadStateHandler(QEMUFile *f, void *opaque, int version_id); |
437 | 8a7ddc38 | bellard | |
438 | 8a7ddc38 | bellard | int qemu_loadvm(const char *filename); |
439 | 8a7ddc38 | bellard | int qemu_savevm(const char *filename); |
440 | 8a7ddc38 | bellard | int register_savevm(const char *idstr, |
441 | 8a7ddc38 | bellard | int instance_id,
|
442 | 8a7ddc38 | bellard | int version_id,
|
443 | 8a7ddc38 | bellard | SaveStateHandler *save_state, |
444 | 8a7ddc38 | bellard | LoadStateHandler *load_state, |
445 | 8a7ddc38 | bellard | void *opaque);
|
446 | 8a7ddc38 | bellard | void qemu_get_timer(QEMUFile *f, QEMUTimer *ts);
|
447 | 8a7ddc38 | bellard | void qemu_put_timer(QEMUFile *f, QEMUTimer *ts);
|
448 | c4b1fcc0 | bellard | |
449 | 6a00d601 | bellard | void cpu_save(QEMUFile *f, void *opaque); |
450 | 6a00d601 | bellard | int cpu_load(QEMUFile *f, void *opaque, int version_id); |
451 | 6a00d601 | bellard | |
452 | fc01f7e7 | bellard | /* block.c */
|
453 | fc01f7e7 | bellard | typedef struct BlockDriverState BlockDriverState; |
454 | ea2384d3 | bellard | typedef struct BlockDriver BlockDriver; |
455 | ea2384d3 | bellard | |
456 | ea2384d3 | bellard | extern BlockDriver bdrv_raw;
|
457 | ea2384d3 | bellard | extern BlockDriver bdrv_cow;
|
458 | ea2384d3 | bellard | extern BlockDriver bdrv_qcow;
|
459 | ea2384d3 | bellard | extern BlockDriver bdrv_vmdk;
|
460 | 3c56521b | bellard | extern BlockDriver bdrv_cloop;
|
461 | 585d0ed9 | bellard | extern BlockDriver bdrv_dmg;
|
462 | a8753c34 | bellard | extern BlockDriver bdrv_bochs;
|
463 | 6a0f9e82 | bellard | extern BlockDriver bdrv_vpc;
|
464 | de167e41 | bellard | extern BlockDriver bdrv_vvfat;
|
465 | ea2384d3 | bellard | |
466 | ea2384d3 | bellard | void bdrv_init(void); |
467 | ea2384d3 | bellard | BlockDriver *bdrv_find_format(const char *format_name); |
468 | ea2384d3 | bellard | int bdrv_create(BlockDriver *drv,
|
469 | ea2384d3 | bellard | const char *filename, int64_t size_in_sectors, |
470 | ea2384d3 | bellard | const char *backing_file, int flags); |
471 | c4b1fcc0 | bellard | BlockDriverState *bdrv_new(const char *device_name); |
472 | c4b1fcc0 | bellard | void bdrv_delete(BlockDriverState *bs);
|
473 | c4b1fcc0 | bellard | int bdrv_open(BlockDriverState *bs, const char *filename, int snapshot); |
474 | ea2384d3 | bellard | int bdrv_open2(BlockDriverState *bs, const char *filename, int snapshot, |
475 | ea2384d3 | bellard | BlockDriver *drv); |
476 | fc01f7e7 | bellard | void bdrv_close(BlockDriverState *bs);
|
477 | fc01f7e7 | bellard | int bdrv_read(BlockDriverState *bs, int64_t sector_num,
|
478 | fc01f7e7 | bellard | uint8_t *buf, int nb_sectors);
|
479 | fc01f7e7 | bellard | int bdrv_write(BlockDriverState *bs, int64_t sector_num,
|
480 | fc01f7e7 | bellard | const uint8_t *buf, int nb_sectors); |
481 | fc01f7e7 | bellard | void bdrv_get_geometry(BlockDriverState *bs, int64_t *nb_sectors_ptr);
|
482 | 33e3963e | bellard | int bdrv_commit(BlockDriverState *bs);
|
483 | 77fef8c1 | bellard | void bdrv_set_boot_sector(BlockDriverState *bs, const uint8_t *data, int size); |
484 | 33e3963e | bellard | |
485 | c4b1fcc0 | bellard | #define BDRV_TYPE_HD 0 |
486 | c4b1fcc0 | bellard | #define BDRV_TYPE_CDROM 1 |
487 | c4b1fcc0 | bellard | #define BDRV_TYPE_FLOPPY 2 |
488 | 46d4767d | bellard | #define BIOS_ATA_TRANSLATION_AUTO 0 |
489 | 46d4767d | bellard | #define BIOS_ATA_TRANSLATION_NONE 1 |
490 | 46d4767d | bellard | #define BIOS_ATA_TRANSLATION_LBA 2 |
491 | c4b1fcc0 | bellard | |
492 | c4b1fcc0 | bellard | void bdrv_set_geometry_hint(BlockDriverState *bs,
|
493 | c4b1fcc0 | bellard | int cyls, int heads, int secs); |
494 | c4b1fcc0 | bellard | void bdrv_set_type_hint(BlockDriverState *bs, int type); |
495 | 46d4767d | bellard | void bdrv_set_translation_hint(BlockDriverState *bs, int translation); |
496 | c4b1fcc0 | bellard | void bdrv_get_geometry_hint(BlockDriverState *bs,
|
497 | c4b1fcc0 | bellard | int *pcyls, int *pheads, int *psecs); |
498 | c4b1fcc0 | bellard | int bdrv_get_type_hint(BlockDriverState *bs);
|
499 | 46d4767d | bellard | int bdrv_get_translation_hint(BlockDriverState *bs);
|
500 | c4b1fcc0 | bellard | int bdrv_is_removable(BlockDriverState *bs);
|
501 | c4b1fcc0 | bellard | int bdrv_is_read_only(BlockDriverState *bs);
|
502 | c4b1fcc0 | bellard | int bdrv_is_inserted(BlockDriverState *bs);
|
503 | c4b1fcc0 | bellard | int bdrv_is_locked(BlockDriverState *bs);
|
504 | c4b1fcc0 | bellard | void bdrv_set_locked(BlockDriverState *bs, int locked); |
505 | c4b1fcc0 | bellard | void bdrv_set_change_cb(BlockDriverState *bs,
|
506 | c4b1fcc0 | bellard | void (*change_cb)(void *opaque), void *opaque); |
507 | ea2384d3 | bellard | void bdrv_get_format(BlockDriverState *bs, char *buf, int buf_size); |
508 | c4b1fcc0 | bellard | void bdrv_info(void); |
509 | c4b1fcc0 | bellard | BlockDriverState *bdrv_find(const char *name); |
510 | 82c643ff | bellard | void bdrv_iterate(void (*it)(void *opaque, const char *name), void *opaque); |
511 | ea2384d3 | bellard | int bdrv_is_encrypted(BlockDriverState *bs);
|
512 | ea2384d3 | bellard | int bdrv_set_key(BlockDriverState *bs, const char *key); |
513 | ea2384d3 | bellard | void bdrv_iterate_format(void (*it)(void *opaque, const char *name), |
514 | ea2384d3 | bellard | void *opaque);
|
515 | ea2384d3 | bellard | const char *bdrv_get_device_name(BlockDriverState *bs); |
516 | c4b1fcc0 | bellard | |
517 | ea2384d3 | bellard | int qcow_get_cluster_size(BlockDriverState *bs);
|
518 | ea2384d3 | bellard | int qcow_compress_cluster(BlockDriverState *bs, int64_t sector_num,
|
519 | ea2384d3 | bellard | const uint8_t *buf);
|
520 | ea2384d3 | bellard | |
521 | ea2384d3 | bellard | #ifndef QEMU_TOOL
|
522 | 54fa5af5 | bellard | |
523 | 54fa5af5 | bellard | typedef void QEMUMachineInitFunc(int ram_size, int vga_ram_size, |
524 | 54fa5af5 | bellard | int boot_device,
|
525 | 54fa5af5 | bellard | DisplayState *ds, const char **fd_filename, int snapshot, |
526 | 54fa5af5 | bellard | const char *kernel_filename, const char *kernel_cmdline, |
527 | 54fa5af5 | bellard | const char *initrd_filename); |
528 | 54fa5af5 | bellard | |
529 | 54fa5af5 | bellard | typedef struct QEMUMachine { |
530 | 54fa5af5 | bellard | const char *name; |
531 | 54fa5af5 | bellard | const char *desc; |
532 | 54fa5af5 | bellard | QEMUMachineInitFunc *init; |
533 | 54fa5af5 | bellard | struct QEMUMachine *next;
|
534 | 54fa5af5 | bellard | } QEMUMachine; |
535 | 54fa5af5 | bellard | |
536 | 54fa5af5 | bellard | int qemu_register_machine(QEMUMachine *m);
|
537 | 54fa5af5 | bellard | |
538 | 54fa5af5 | bellard | typedef void SetIRQFunc(void *opaque, int irq_num, int level); |
539 | 3de388f6 | bellard | typedef void IRQRequestFunc(void *opaque, int level); |
540 | 54fa5af5 | bellard | |
541 | 26aa7d72 | bellard | /* ISA bus */
|
542 | 26aa7d72 | bellard | |
543 | 26aa7d72 | bellard | extern target_phys_addr_t isa_mem_base;
|
544 | 26aa7d72 | bellard | |
545 | 26aa7d72 | bellard | typedef void (IOPortWriteFunc)(void *opaque, uint32_t address, uint32_t data); |
546 | 26aa7d72 | bellard | typedef uint32_t (IOPortReadFunc)(void *opaque, uint32_t address); |
547 | 26aa7d72 | bellard | |
548 | 26aa7d72 | bellard | int register_ioport_read(int start, int length, int size, |
549 | 26aa7d72 | bellard | IOPortReadFunc *func, void *opaque);
|
550 | 26aa7d72 | bellard | int register_ioport_write(int start, int length, int size, |
551 | 26aa7d72 | bellard | IOPortWriteFunc *func, void *opaque);
|
552 | 69b91039 | bellard | void isa_unassign_ioport(int start, int length); |
553 | 69b91039 | bellard | |
554 | 69b91039 | bellard | /* PCI bus */
|
555 | 69b91039 | bellard | |
556 | 69b91039 | bellard | extern target_phys_addr_t pci_mem_base;
|
557 | 69b91039 | bellard | |
558 | 46e50e9d | bellard | typedef struct PCIBus PCIBus; |
559 | 69b91039 | bellard | typedef struct PCIDevice PCIDevice; |
560 | 69b91039 | bellard | |
561 | 69b91039 | bellard | typedef void PCIConfigWriteFunc(PCIDevice *pci_dev, |
562 | 69b91039 | bellard | uint32_t address, uint32_t data, int len);
|
563 | 69b91039 | bellard | typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,
|
564 | 69b91039 | bellard | uint32_t address, int len);
|
565 | 69b91039 | bellard | typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num, |
566 | 69b91039 | bellard | uint32_t addr, uint32_t size, int type);
|
567 | 69b91039 | bellard | |
568 | 69b91039 | bellard | #define PCI_ADDRESS_SPACE_MEM 0x00 |
569 | 69b91039 | bellard | #define PCI_ADDRESS_SPACE_IO 0x01 |
570 | 69b91039 | bellard | #define PCI_ADDRESS_SPACE_MEM_PREFETCH 0x08 |
571 | 69b91039 | bellard | |
572 | 69b91039 | bellard | typedef struct PCIIORegion { |
573 | 5768f5ac | bellard | uint32_t addr; /* current PCI mapping address. -1 means not mapped */
|
574 | 69b91039 | bellard | uint32_t size; |
575 | 69b91039 | bellard | uint8_t type; |
576 | 69b91039 | bellard | PCIMapIORegionFunc *map_func; |
577 | 69b91039 | bellard | } PCIIORegion; |
578 | 69b91039 | bellard | |
579 | 8a8696a3 | bellard | #define PCI_ROM_SLOT 6 |
580 | 8a8696a3 | bellard | #define PCI_NUM_REGIONS 7 |
581 | 69b91039 | bellard | struct PCIDevice {
|
582 | 69b91039 | bellard | /* PCI config space */
|
583 | 69b91039 | bellard | uint8_t config[256];
|
584 | 69b91039 | bellard | |
585 | 69b91039 | bellard | /* the following fields are read only */
|
586 | 46e50e9d | bellard | PCIBus *bus; |
587 | 69b91039 | bellard | int devfn;
|
588 | 69b91039 | bellard | char name[64]; |
589 | 8a8696a3 | bellard | PCIIORegion io_regions[PCI_NUM_REGIONS]; |
590 | 69b91039 | bellard | |
591 | 69b91039 | bellard | /* do not access the following fields */
|
592 | 69b91039 | bellard | PCIConfigReadFunc *config_read; |
593 | 69b91039 | bellard | PCIConfigWriteFunc *config_write; |
594 | 5768f5ac | bellard | int irq_index;
|
595 | 69b91039 | bellard | }; |
596 | 69b91039 | bellard | |
597 | 46e50e9d | bellard | PCIDevice *pci_register_device(PCIBus *bus, const char *name, |
598 | 46e50e9d | bellard | int instance_size, int devfn, |
599 | 69b91039 | bellard | PCIConfigReadFunc *config_read, |
600 | 69b91039 | bellard | PCIConfigWriteFunc *config_write); |
601 | 69b91039 | bellard | |
602 | 69b91039 | bellard | void pci_register_io_region(PCIDevice *pci_dev, int region_num, |
603 | 69b91039 | bellard | uint32_t size, int type,
|
604 | 69b91039 | bellard | PCIMapIORegionFunc *map_func); |
605 | 69b91039 | bellard | |
606 | 5768f5ac | bellard | void pci_set_irq(PCIDevice *pci_dev, int irq_num, int level); |
607 | 5768f5ac | bellard | |
608 | 5768f5ac | bellard | uint32_t pci_default_read_config(PCIDevice *d, |
609 | 5768f5ac | bellard | uint32_t address, int len);
|
610 | 5768f5ac | bellard | void pci_default_write_config(PCIDevice *d,
|
611 | 5768f5ac | bellard | uint32_t address, uint32_t val, int len);
|
612 | 30ca2aab | bellard | void generic_pci_save(QEMUFile* f, void *opaque); |
613 | 30ca2aab | bellard | int generic_pci_load(QEMUFile* f, void *opaque, int version_id); |
614 | 5768f5ac | bellard | |
615 | 9995c51f | bellard | extern struct PIIX3State *piix3_state; |
616 | 9995c51f | bellard | |
617 | 46e50e9d | bellard | PCIBus *i440fx_init(void);
|
618 | 46e50e9d | bellard | void piix3_init(PCIBus *bus);
|
619 | 69b91039 | bellard | void pci_bios_init(void); |
620 | 5768f5ac | bellard | void pci_info(void); |
621 | 26aa7d72 | bellard | |
622 | 77d4bc34 | bellard | /* temporary: will be moved in platform specific file */
|
623 | 54fa5af5 | bellard | void pci_set_pic(PCIBus *bus, SetIRQFunc *set_irq, void *irq_opaque); |
624 | 46e50e9d | bellard | PCIBus *pci_prep_init(void);
|
625 | 54fa5af5 | bellard | PCIBus *pci_grackle_init(uint32_t base); |
626 | 46e50e9d | bellard | PCIBus *pci_pmac_init(void);
|
627 | 83469015 | bellard | PCIBus *pci_apb_init(target_ulong special_base, target_ulong mem_base); |
628 | 77d4bc34 | bellard | |
629 | a41b2ff2 | pbrook | void pci_nic_init(PCIBus *bus, NICInfo *nd);
|
630 | a41b2ff2 | pbrook | |
631 | 28b9b5af | bellard | /* openpic.c */
|
632 | 28b9b5af | bellard | typedef struct openpic_t openpic_t; |
633 | 54fa5af5 | bellard | void openpic_set_irq(void *opaque, int n_IRQ, int level); |
634 | 7668a27f | bellard | openpic_t *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus, |
635 | 7668a27f | bellard | CPUState **envp); |
636 | 28b9b5af | bellard | |
637 | 54fa5af5 | bellard | /* heathrow_pic.c */
|
638 | 54fa5af5 | bellard | typedef struct HeathrowPICS HeathrowPICS; |
639 | 54fa5af5 | bellard | void heathrow_pic_set_irq(void *opaque, int num, int level); |
640 | 54fa5af5 | bellard | HeathrowPICS *heathrow_pic_init(int *pmem_index);
|
641 | 54fa5af5 | bellard | |
642 | 6a36d84e | bellard | #ifdef HAS_AUDIO
|
643 | 6a36d84e | bellard | struct soundhw {
|
644 | 6a36d84e | bellard | const char *name; |
645 | 6a36d84e | bellard | const char *descr; |
646 | 6a36d84e | bellard | int enabled;
|
647 | 6a36d84e | bellard | int isa;
|
648 | 6a36d84e | bellard | union {
|
649 | 6a36d84e | bellard | int (*init_isa) (AudioState *s);
|
650 | 6a36d84e | bellard | int (*init_pci) (PCIBus *bus, AudioState *s);
|
651 | 6a36d84e | bellard | } init; |
652 | 6a36d84e | bellard | }; |
653 | 6a36d84e | bellard | |
654 | 6a36d84e | bellard | extern struct soundhw soundhw[]; |
655 | 6a36d84e | bellard | #endif
|
656 | 6a36d84e | bellard | |
657 | 313aa567 | bellard | /* vga.c */
|
658 | 313aa567 | bellard | |
659 | 4fa0f5d2 | bellard | #define VGA_RAM_SIZE (4096 * 1024) |
660 | 313aa567 | bellard | |
661 | 82c643ff | bellard | struct DisplayState {
|
662 | 313aa567 | bellard | uint8_t *data; |
663 | 313aa567 | bellard | int linesize;
|
664 | 313aa567 | bellard | int depth;
|
665 | 82c643ff | bellard | int width;
|
666 | 82c643ff | bellard | int height;
|
667 | 313aa567 | bellard | void (*dpy_update)(struct DisplayState *s, int x, int y, int w, int h); |
668 | 313aa567 | bellard | void (*dpy_resize)(struct DisplayState *s, int w, int h); |
669 | 313aa567 | bellard | void (*dpy_refresh)(struct DisplayState *s); |
670 | 82c643ff | bellard | }; |
671 | 313aa567 | bellard | |
672 | 313aa567 | bellard | static inline void dpy_update(DisplayState *s, int x, int y, int w, int h) |
673 | 313aa567 | bellard | { |
674 | 313aa567 | bellard | s->dpy_update(s, x, y, w, h); |
675 | 313aa567 | bellard | } |
676 | 313aa567 | bellard | |
677 | 313aa567 | bellard | static inline void dpy_resize(DisplayState *s, int w, int h) |
678 | 313aa567 | bellard | { |
679 | 313aa567 | bellard | s->dpy_resize(s, w, h); |
680 | 313aa567 | bellard | } |
681 | 313aa567 | bellard | |
682 | 46e50e9d | bellard | int vga_initialize(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base,
|
683 | d5295253 | bellard | unsigned long vga_ram_offset, int vga_ram_size, |
684 | d5295253 | bellard | unsigned long vga_bios_offset, int vga_bios_size); |
685 | 313aa567 | bellard | |
686 | d6bfa22f | bellard | /* cirrus_vga.c */
|
687 | 46e50e9d | bellard | void pci_cirrus_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base,
|
688 | d6bfa22f | bellard | unsigned long vga_ram_offset, int vga_ram_size); |
689 | d6bfa22f | bellard | void isa_cirrus_vga_init(DisplayState *ds, uint8_t *vga_ram_base,
|
690 | d6bfa22f | bellard | unsigned long vga_ram_offset, int vga_ram_size); |
691 | d6bfa22f | bellard | |
692 | 313aa567 | bellard | /* sdl.c */
|
693 | d63d307f | bellard | void sdl_display_init(DisplayState *ds, int full_screen); |
694 | 313aa567 | bellard | |
695 | da4dbf74 | bellard | /* cocoa.m */
|
696 | da4dbf74 | bellard | void cocoa_display_init(DisplayState *ds, int full_screen); |
697 | da4dbf74 | bellard | |
698 | 5391d806 | bellard | /* ide.c */
|
699 | 5391d806 | bellard | #define MAX_DISKS 4 |
700 | 5391d806 | bellard | |
701 | 5391d806 | bellard | extern BlockDriverState *bs_table[MAX_DISKS];
|
702 | 5391d806 | bellard | |
703 | 69b91039 | bellard | void isa_ide_init(int iobase, int iobase2, int irq, |
704 | 69b91039 | bellard | BlockDriverState *hd0, BlockDriverState *hd1); |
705 | 54fa5af5 | bellard | void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,
|
706 | 54fa5af5 | bellard | int secondary_ide_enabled);
|
707 | 46e50e9d | bellard | void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table);
|
708 | 28b9b5af | bellard | int pmac_ide_init (BlockDriverState **hd_table,
|
709 | 54fa5af5 | bellard | SetIRQFunc *set_irq, void *irq_opaque, int irq); |
710 | 5391d806 | bellard | |
711 | 1d14ffa9 | bellard | /* es1370.c */
|
712 | c0fe3827 | bellard | int es1370_init (PCIBus *bus, AudioState *s);
|
713 | 1d14ffa9 | bellard | |
714 | fb065187 | bellard | /* sb16.c */
|
715 | c0fe3827 | bellard | int SB16_init (AudioState *s);
|
716 | fb065187 | bellard | |
717 | fb065187 | bellard | /* adlib.c */
|
718 | c0fe3827 | bellard | int Adlib_init (AudioState *s);
|
719 | fb065187 | bellard | |
720 | fb065187 | bellard | /* gus.c */
|
721 | c0fe3827 | bellard | int GUS_init (AudioState *s);
|
722 | 27503323 | bellard | |
723 | 27503323 | bellard | /* dma.c */
|
724 | 85571bc7 | bellard | typedef int (*DMA_transfer_handler) (void *opaque, int nchan, int pos, int size); |
725 | 27503323 | bellard | int DMA_get_channel_mode (int nchan); |
726 | 85571bc7 | bellard | int DMA_read_memory (int nchan, void *buf, int pos, int size); |
727 | 85571bc7 | bellard | int DMA_write_memory (int nchan, void *buf, int pos, int size); |
728 | 27503323 | bellard | void DMA_hold_DREQ (int nchan); |
729 | 27503323 | bellard | void DMA_release_DREQ (int nchan); |
730 | 16f62432 | bellard | void DMA_schedule(int nchan); |
731 | 27503323 | bellard | void DMA_run (void); |
732 | 28b9b5af | bellard | void DMA_init (int high_page_enable); |
733 | 27503323 | bellard | void DMA_register_channel (int nchan, |
734 | 85571bc7 | bellard | DMA_transfer_handler transfer_handler, |
735 | 85571bc7 | bellard | void *opaque);
|
736 | 7138fcfb | bellard | /* fdc.c */
|
737 | 7138fcfb | bellard | #define MAX_FD 2 |
738 | 7138fcfb | bellard | extern BlockDriverState *fd_table[MAX_FD];
|
739 | 7138fcfb | bellard | |
740 | baca51fa | bellard | typedef struct fdctrl_t fdctrl_t; |
741 | baca51fa | bellard | |
742 | baca51fa | bellard | fdctrl_t *fdctrl_init (int irq_lvl, int dma_chann, int mem_mapped, |
743 | baca51fa | bellard | uint32_t io_base, |
744 | baca51fa | bellard | BlockDriverState **fds); |
745 | baca51fa | bellard | int fdctrl_get_drive_type(fdctrl_t *fdctrl, int drive_num); |
746 | 7138fcfb | bellard | |
747 | 80cabfad | bellard | /* ne2000.c */
|
748 | 80cabfad | bellard | |
749 | 7c9d8e07 | bellard | void isa_ne2000_init(int base, int irq, NICInfo *nd); |
750 | 7c9d8e07 | bellard | void pci_ne2000_init(PCIBus *bus, NICInfo *nd);
|
751 | 80cabfad | bellard | |
752 | a41b2ff2 | pbrook | /* rtl8139.c */
|
753 | a41b2ff2 | pbrook | |
754 | a41b2ff2 | pbrook | void pci_rtl8139_init(PCIBus *bus, NICInfo *nd);
|
755 | a41b2ff2 | pbrook | |
756 | 80cabfad | bellard | /* pckbd.c */
|
757 | 80cabfad | bellard | |
758 | 80cabfad | bellard | void kbd_init(void); |
759 | 80cabfad | bellard | |
760 | 80cabfad | bellard | /* mc146818rtc.c */
|
761 | 80cabfad | bellard | |
762 | 8a7ddc38 | bellard | typedef struct RTCState RTCState; |
763 | 80cabfad | bellard | |
764 | 8a7ddc38 | bellard | RTCState *rtc_init(int base, int irq); |
765 | 8a7ddc38 | bellard | void rtc_set_memory(RTCState *s, int addr, int val); |
766 | 8a7ddc38 | bellard | void rtc_set_date(RTCState *s, const struct tm *tm); |
767 | 80cabfad | bellard | |
768 | 80cabfad | bellard | /* serial.c */
|
769 | 80cabfad | bellard | |
770 | c4b1fcc0 | bellard | typedef struct SerialState SerialState; |
771 | e5d13e2f | bellard | SerialState *serial_init(SetIRQFunc *set_irq, void *opaque,
|
772 | e5d13e2f | bellard | int base, int irq, CharDriverState *chr); |
773 | e5d13e2f | bellard | SerialState *serial_mm_init (SetIRQFunc *set_irq, void *opaque,
|
774 | e5d13e2f | bellard | target_ulong base, int it_shift,
|
775 | e5d13e2f | bellard | int irq, CharDriverState *chr);
|
776 | 80cabfad | bellard | |
777 | 6508fe59 | bellard | /* parallel.c */
|
778 | 6508fe59 | bellard | |
779 | 6508fe59 | bellard | typedef struct ParallelState ParallelState; |
780 | 6508fe59 | bellard | ParallelState *parallel_init(int base, int irq, CharDriverState *chr); |
781 | 6508fe59 | bellard | |
782 | 80cabfad | bellard | /* i8259.c */
|
783 | 80cabfad | bellard | |
784 | 3de388f6 | bellard | typedef struct PicState2 PicState2; |
785 | 3de388f6 | bellard | extern PicState2 *isa_pic;
|
786 | 80cabfad | bellard | void pic_set_irq(int irq, int level); |
787 | 54fa5af5 | bellard | void pic_set_irq_new(void *opaque, int irq, int level); |
788 | 3de388f6 | bellard | PicState2 *pic_init(IRQRequestFunc *irq_request, void *irq_request_opaque);
|
789 | d592d303 | bellard | void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,
|
790 | d592d303 | bellard | void *alt_irq_opaque);
|
791 | 3de388f6 | bellard | int pic_read_irq(PicState2 *s);
|
792 | 3de388f6 | bellard | void pic_update_irq(PicState2 *s);
|
793 | 3de388f6 | bellard | uint32_t pic_intack_read(PicState2 *s); |
794 | c20709aa | bellard | void pic_info(void); |
795 | 4a0fb71e | bellard | void irq_info(void); |
796 | 80cabfad | bellard | |
797 | c27004ec | bellard | /* APIC */
|
798 | d592d303 | bellard | typedef struct IOAPICState IOAPICState; |
799 | d592d303 | bellard | |
800 | c27004ec | bellard | int apic_init(CPUState *env);
|
801 | c27004ec | bellard | int apic_get_interrupt(CPUState *env);
|
802 | d592d303 | bellard | IOAPICState *ioapic_init(void);
|
803 | d592d303 | bellard | void ioapic_set_irq(void *opaque, int vector, int level); |
804 | c27004ec | bellard | |
805 | 80cabfad | bellard | /* i8254.c */
|
806 | 80cabfad | bellard | |
807 | 80cabfad | bellard | #define PIT_FREQ 1193182 |
808 | 80cabfad | bellard | |
809 | ec844b96 | bellard | typedef struct PITState PITState; |
810 | ec844b96 | bellard | |
811 | ec844b96 | bellard | PITState *pit_init(int base, int irq); |
812 | ec844b96 | bellard | void pit_set_gate(PITState *pit, int channel, int val); |
813 | ec844b96 | bellard | int pit_get_gate(PITState *pit, int channel); |
814 | ec844b96 | bellard | int pit_get_out(PITState *pit, int channel, int64_t current_time); |
815 | 80cabfad | bellard | |
816 | 80cabfad | bellard | /* pc.c */
|
817 | 54fa5af5 | bellard | extern QEMUMachine pc_machine;
|
818 | 3dbbdc25 | bellard | extern QEMUMachine isapc_machine;
|
819 | 80cabfad | bellard | |
820 | 6a00d601 | bellard | void ioport_set_a20(int enable); |
821 | 6a00d601 | bellard | int ioport_get_a20(void); |
822 | 6a00d601 | bellard | |
823 | 26aa7d72 | bellard | /* ppc.c */
|
824 | 54fa5af5 | bellard | extern QEMUMachine prep_machine;
|
825 | 54fa5af5 | bellard | extern QEMUMachine core99_machine;
|
826 | 54fa5af5 | bellard | extern QEMUMachine heathrow_machine;
|
827 | 54fa5af5 | bellard | |
828 | 6af0bf9c | bellard | /* mips_r4k.c */
|
829 | 6af0bf9c | bellard | extern QEMUMachine mips_machine;
|
830 | 6af0bf9c | bellard | |
831 | 8cc43fef | bellard | #ifdef TARGET_PPC
|
832 | 8cc43fef | bellard | ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq); |
833 | 8cc43fef | bellard | #endif
|
834 | 64201201 | bellard | void PREP_debug_write (void *opaque, uint32_t addr, uint32_t val); |
835 | 77d4bc34 | bellard | |
836 | 77d4bc34 | bellard | extern CPUWriteMemoryFunc *PPC_io_write[];
|
837 | 77d4bc34 | bellard | extern CPUReadMemoryFunc *PPC_io_read[];
|
838 | 54fa5af5 | bellard | void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val); |
839 | 26aa7d72 | bellard | |
840 | e95c8d51 | bellard | /* sun4m.c */
|
841 | 54fa5af5 | bellard | extern QEMUMachine sun4m_machine;
|
842 | e80cfcfc | bellard | uint32_t iommu_translate(uint32_t addr); |
843 | ba3c64fb | bellard | void pic_set_irq_cpu(int irq, int level, unsigned int cpu); |
844 | e95c8d51 | bellard | |
845 | e95c8d51 | bellard | /* iommu.c */
|
846 | e80cfcfc | bellard | void *iommu_init(uint32_t addr);
|
847 | e80cfcfc | bellard | uint32_t iommu_translate_local(void *opaque, uint32_t addr);
|
848 | e95c8d51 | bellard | |
849 | e95c8d51 | bellard | /* lance.c */
|
850 | 7c9d8e07 | bellard | void lance_init(NICInfo *nd, int irq, uint32_t leaddr, uint32_t ledaddr); |
851 | e95c8d51 | bellard | |
852 | e95c8d51 | bellard | /* tcx.c */
|
853 | 95219897 | pbrook | void tcx_init(DisplayState *ds, uint32_t addr, uint8_t *vram_base,
|
854 | 6f7e9aec | bellard | unsigned long vram_offset, int vram_size, int width, int height); |
855 | e80cfcfc | bellard | |
856 | e80cfcfc | bellard | /* slavio_intctl.c */
|
857 | e80cfcfc | bellard | void *slavio_intctl_init();
|
858 | ba3c64fb | bellard | void slavio_intctl_set_cpu(void *opaque, unsigned int cpu, CPUState *env); |
859 | e80cfcfc | bellard | void slavio_pic_info(void *opaque); |
860 | e80cfcfc | bellard | void slavio_irq_info(void *opaque); |
861 | e80cfcfc | bellard | void slavio_pic_set_irq(void *opaque, int irq, int level); |
862 | ba3c64fb | bellard | void slavio_pic_set_irq_cpu(void *opaque, int irq, int level, unsigned int cpu); |
863 | e95c8d51 | bellard | |
864 | e95c8d51 | bellard | /* magic-load.c */
|
865 | e80cfcfc | bellard | int load_elf(const char *filename, uint8_t *addr); |
866 | e80cfcfc | bellard | int load_aout(const char *filename, uint8_t *addr); |
867 | e80cfcfc | bellard | |
868 | e80cfcfc | bellard | /* slavio_timer.c */
|
869 | ba3c64fb | bellard | void slavio_timer_init(uint32_t addr, int irq, int mode, unsigned int cpu); |
870 | 8d5f07fa | bellard | |
871 | e80cfcfc | bellard | /* slavio_serial.c */
|
872 | e80cfcfc | bellard | SerialState *slavio_serial_init(int base, int irq, CharDriverState *chr1, CharDriverState *chr2); |
873 | e80cfcfc | bellard | void slavio_serial_ms_kbd_init(int base, int irq); |
874 | e95c8d51 | bellard | |
875 | 3475187d | bellard | /* slavio_misc.c */
|
876 | 3475187d | bellard | void *slavio_misc_init(uint32_t base, int irq); |
877 | 3475187d | bellard | void slavio_set_power_fail(void *opaque, int power_failing); |
878 | 3475187d | bellard | |
879 | 6f7e9aec | bellard | /* esp.c */
|
880 | 6f7e9aec | bellard | void esp_init(BlockDriverState **bd, int irq, uint32_t espaddr, uint32_t espdaddr); |
881 | 6f7e9aec | bellard | |
882 | 3475187d | bellard | /* sun4u.c */
|
883 | 3475187d | bellard | extern QEMUMachine sun4u_machine;
|
884 | 3475187d | bellard | |
885 | 64201201 | bellard | /* NVRAM helpers */
|
886 | 64201201 | bellard | #include "hw/m48t59.h" |
887 | 64201201 | bellard | |
888 | 64201201 | bellard | void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value);
|
889 | 64201201 | bellard | uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr); |
890 | 64201201 | bellard | void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value);
|
891 | 64201201 | bellard | uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr); |
892 | 64201201 | bellard | void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, uint32_t value);
|
893 | 64201201 | bellard | uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr); |
894 | 64201201 | bellard | void NVRAM_set_string (m48t59_t *nvram, uint32_t addr,
|
895 | 64201201 | bellard | const unsigned char *str, uint32_t max); |
896 | 64201201 | bellard | int NVRAM_get_string (m48t59_t *nvram, uint8_t *dst, uint16_t addr, int max); |
897 | 64201201 | bellard | void NVRAM_set_crc (m48t59_t *nvram, uint32_t addr,
|
898 | 64201201 | bellard | uint32_t start, uint32_t count); |
899 | 64201201 | bellard | int PPC_NVRAM_set_params (m48t59_t *nvram, uint16_t NVRAM_size,
|
900 | 64201201 | bellard | const unsigned char *arch, |
901 | 64201201 | bellard | uint32_t RAM_size, int boot_device,
|
902 | 64201201 | bellard | uint32_t kernel_image, uint32_t kernel_size, |
903 | 28b9b5af | bellard | const char *cmdline, |
904 | 64201201 | bellard | uint32_t initrd_image, uint32_t initrd_size, |
905 | 28b9b5af | bellard | uint32_t NVRAM_image, |
906 | 28b9b5af | bellard | int width, int height, int depth); |
907 | 64201201 | bellard | |
908 | 63066f4f | bellard | /* adb.c */
|
909 | 63066f4f | bellard | |
910 | 63066f4f | bellard | #define MAX_ADB_DEVICES 16 |
911 | 63066f4f | bellard | |
912 | e2733d20 | bellard | #define ADB_MAX_OUT_LEN 16 |
913 | 63066f4f | bellard | |
914 | e2733d20 | bellard | typedef struct ADBDevice ADBDevice; |
915 | 63066f4f | bellard | |
916 | e2733d20 | bellard | /* buf = NULL means polling */
|
917 | e2733d20 | bellard | typedef int ADBDeviceRequest(ADBDevice *d, uint8_t *buf_out, |
918 | e2733d20 | bellard | const uint8_t *buf, int len); |
919 | 12c28fed | bellard | typedef int ADBDeviceReset(ADBDevice *d); |
920 | 12c28fed | bellard | |
921 | 63066f4f | bellard | struct ADBDevice {
|
922 | 63066f4f | bellard | struct ADBBusState *bus;
|
923 | 63066f4f | bellard | int devaddr;
|
924 | 63066f4f | bellard | int handler;
|
925 | e2733d20 | bellard | ADBDeviceRequest *devreq; |
926 | 12c28fed | bellard | ADBDeviceReset *devreset; |
927 | 63066f4f | bellard | void *opaque;
|
928 | 63066f4f | bellard | }; |
929 | 63066f4f | bellard | |
930 | 63066f4f | bellard | typedef struct ADBBusState { |
931 | 63066f4f | bellard | ADBDevice devices[MAX_ADB_DEVICES]; |
932 | 63066f4f | bellard | int nb_devices;
|
933 | e2733d20 | bellard | int poll_index;
|
934 | 63066f4f | bellard | } ADBBusState; |
935 | 63066f4f | bellard | |
936 | e2733d20 | bellard | int adb_request(ADBBusState *s, uint8_t *buf_out,
|
937 | e2733d20 | bellard | const uint8_t *buf, int len); |
938 | e2733d20 | bellard | int adb_poll(ADBBusState *s, uint8_t *buf_out);
|
939 | 63066f4f | bellard | |
940 | 63066f4f | bellard | ADBDevice *adb_register_device(ADBBusState *s, int devaddr,
|
941 | e2733d20 | bellard | ADBDeviceRequest *devreq, |
942 | 12c28fed | bellard | ADBDeviceReset *devreset, |
943 | 63066f4f | bellard | void *opaque);
|
944 | 63066f4f | bellard | void adb_kbd_init(ADBBusState *bus);
|
945 | 63066f4f | bellard | void adb_mouse_init(ADBBusState *bus);
|
946 | 63066f4f | bellard | |
947 | 63066f4f | bellard | /* cuda.c */
|
948 | 63066f4f | bellard | |
949 | 63066f4f | bellard | extern ADBBusState adb_bus;
|
950 | 54fa5af5 | bellard | int cuda_init(SetIRQFunc *set_irq, void *irq_opaque, int irq); |
951 | 63066f4f | bellard | |
952 | bb36d470 | bellard | #include "hw/usb.h" |
953 | bb36d470 | bellard | |
954 | a594cfbf | bellard | /* usb ports of the VM */
|
955 | a594cfbf | bellard | |
956 | a594cfbf | bellard | #define MAX_VM_USB_PORTS 8 |
957 | a594cfbf | bellard | |
958 | a594cfbf | bellard | extern USBPort *vm_usb_ports[MAX_VM_USB_PORTS];
|
959 | a594cfbf | bellard | extern USBDevice *vm_usb_hub;
|
960 | a594cfbf | bellard | |
961 | a594cfbf | bellard | void do_usb_add(const char *devname); |
962 | a594cfbf | bellard | void do_usb_del(const char *devname); |
963 | a594cfbf | bellard | void usb_info(void); |
964 | a594cfbf | bellard | |
965 | b5ff1b31 | bellard | /* integratorcp.c */
|
966 | 40f137e1 | pbrook | extern QEMUMachine integratorcp926_machine;
|
967 | 40f137e1 | pbrook | extern QEMUMachine integratorcp1026_machine;
|
968 | b5ff1b31 | bellard | |
969 | daa57963 | bellard | /* ps2.c */
|
970 | daa57963 | bellard | void *ps2_kbd_init(void (*update_irq)(void *, int), void *update_arg); |
971 | daa57963 | bellard | void *ps2_mouse_init(void (*update_irq)(void *, int), void *update_arg); |
972 | daa57963 | bellard | void ps2_write_mouse(void *, int val); |
973 | daa57963 | bellard | void ps2_write_keyboard(void *, int val); |
974 | daa57963 | bellard | uint32_t ps2_read_data(void *);
|
975 | daa57963 | bellard | void ps2_queue(void *, int b); |
976 | f94f5d71 | pbrook | void ps2_keyboard_set_translation(void *opaque, int mode); |
977 | daa57963 | bellard | |
978 | 80337b66 | bellard | /* smc91c111.c */
|
979 | 80337b66 | bellard | void smc91c111_init(NICInfo *, uint32_t, void *, int); |
980 | 80337b66 | bellard | |
981 | bdd5003a | pbrook | /* pl110.c */
|
982 | 95219897 | pbrook | void *pl110_init(DisplayState *ds, uint32_t base, void *pic, int irq, int); |
983 | bdd5003a | pbrook | |
984 | ea2384d3 | bellard | #endif /* defined(QEMU_TOOL) */ |
985 | ea2384d3 | bellard | |
986 | c4b1fcc0 | bellard | /* monitor.c */
|
987 | 82c643ff | bellard | void monitor_init(CharDriverState *hd, int show_banner); |
988 | ea2384d3 | bellard | void term_puts(const char *str); |
989 | ea2384d3 | bellard | void term_vprintf(const char *fmt, va_list ap); |
990 | 40c3bac3 | bellard | void term_printf(const char *fmt, ...) __attribute__ ((__format__ (__printf__, 1, 2))); |
991 | c4b1fcc0 | bellard | void term_flush(void); |
992 | c4b1fcc0 | bellard | void term_print_help(void); |
993 | ea2384d3 | bellard | void monitor_readline(const char *prompt, int is_password, |
994 | ea2384d3 | bellard | char *buf, int buf_size); |
995 | ea2384d3 | bellard | |
996 | ea2384d3 | bellard | /* readline.c */
|
997 | ea2384d3 | bellard | typedef void ReadLineFunc(void *opaque, const char *str); |
998 | ea2384d3 | bellard | |
999 | ea2384d3 | bellard | extern int completion_index; |
1000 | ea2384d3 | bellard | void add_completion(const char *str); |
1001 | ea2384d3 | bellard | void readline_handle_byte(int ch); |
1002 | ea2384d3 | bellard | void readline_find_completion(const char *cmdline); |
1003 | ea2384d3 | bellard | const char *readline_get_history(unsigned int index); |
1004 | ea2384d3 | bellard | void readline_start(const char *prompt, int is_password, |
1005 | ea2384d3 | bellard | ReadLineFunc *readline_func, void *opaque);
|
1006 | c4b1fcc0 | bellard | |
1007 | 5e6ad6f9 | bellard | void kqemu_record_dump(void); |
1008 | 5e6ad6f9 | bellard | |
1009 | fc01f7e7 | bellard | #endif /* VL_H */ |