Revision 968d683c hw/mips_mipssim.c

b/hw/mips_mipssim.c
186 186 
    cpu_mips_clock_init(env);
187 187 

  		





  188
  188
  
    
    /* Register 64 KB of ISA IO space at 0x1fd00000. */


  		





  189
  
  
    
#ifdef TARGET_WORDS_BIGENDIAN


  		





  190
  
  
    
    isa_mmio_init(0x1fd00000, 0x00010000, 1);


  		





  191
  
  
    
#else


  		





  192
  
  
    
    isa_mmio_init(0x1fd00000, 0x00010000, 0);


  		





  193
  
  
    
#endif


  		





  
  189
  
    
    isa_mmio_init(0x1fd00000, 0x00010000);


  		





  194
  190
  
    

  		





  195
  191
  
    
    /* A single 16450 sits at offset 0x3f8. It is attached to


  		





  196
  192
  
    
       MIPS CPU INT2, which is interrupt 4. */


  		












Also available in:
  Unified diff