root / hw / arm-misc.h @ 9b32d5a5
History | View | Annotate | Download (1.1 kB)
1 | 87ecb68b | pbrook | /*
|
---|---|---|---|
2 | 87ecb68b | pbrook | * Misc ARM declarations
|
3 | 87ecb68b | pbrook | *
|
4 | 87ecb68b | pbrook | * Copyright (c) 2006 CodeSourcery.
|
5 | 87ecb68b | pbrook | * Written by Paul Brook
|
6 | 87ecb68b | pbrook | *
|
7 | 87ecb68b | pbrook | * This code is licenced under the LGPL.
|
8 | 87ecb68b | pbrook | *
|
9 | 87ecb68b | pbrook | */
|
10 | 87ecb68b | pbrook | |
11 | 87ecb68b | pbrook | #ifndef ARM_MISC_H
|
12 | 87ecb68b | pbrook | #define ARM_MISC_H 1 |
13 | 87ecb68b | pbrook | |
14 | 87ecb68b | pbrook | /* The CPU is also modeled as an interrupt controller. */
|
15 | 87ecb68b | pbrook | #define ARM_PIC_CPU_IRQ 0 |
16 | 87ecb68b | pbrook | #define ARM_PIC_CPU_FIQ 1 |
17 | 87ecb68b | pbrook | qemu_irq *arm_pic_init_cpu(CPUState *env); |
18 | 87ecb68b | pbrook | |
19 | 87ecb68b | pbrook | /* armv7m.c */
|
20 | 87ecb68b | pbrook | qemu_irq *armv7m_init(int flash_size, int sram_size, |
21 | 87ecb68b | pbrook | const char *kernel_filename, const char *cpu_model); |
22 | 87ecb68b | pbrook | |
23 | 87ecb68b | pbrook | /* arm_boot.c */
|
24 | f93eb9ff | balrog | struct arm_boot_info {
|
25 | f93eb9ff | balrog | int ram_size;
|
26 | f93eb9ff | balrog | const char *kernel_filename; |
27 | f93eb9ff | balrog | const char *kernel_cmdline; |
28 | f93eb9ff | balrog | const char *initrd_filename; |
29 | f93eb9ff | balrog | target_phys_addr_t loader_start; |
30 | f93eb9ff | balrog | int nb_cpus;
|
31 | f93eb9ff | balrog | int board_id;
|
32 | f93eb9ff | balrog | int (*atag_board)(struct arm_boot_info *info, void *p); |
33 | f93eb9ff | balrog | }; |
34 | f93eb9ff | balrog | void arm_load_kernel(CPUState *env, struct arm_boot_info *info); |
35 | 87ecb68b | pbrook | |
36 | 87ecb68b | pbrook | /* armv7m_nvic.c */
|
37 | 79383c9c | blueswir1 | |
38 | 79383c9c | blueswir1 | /* Multiplication factor to convert from system clock ticks to qemu timer
|
39 | 79383c9c | blueswir1 | ticks. */
|
40 | 7ee930d0 | blueswir1 | extern int system_clock_scale; |
41 | 87ecb68b | pbrook | qemu_irq *armv7m_nvic_init(CPUState *env); |
42 | 87ecb68b | pbrook | |
43 | eea589cc | pbrook | /* stellaris_enent.c */
|
44 | eea589cc | pbrook | void stellaris_enet_init(NICInfo *nd, uint32_t base, qemu_irq irq);
|
45 | eea589cc | pbrook | |
46 | 87ecb68b | pbrook | #endif /* !ARM_MISC_H */ |