Statistics
| Branch: | Revision:

root / hw / pckbd.c @ 9b8251c5

History | View | Annotate | Download (15.9 kB)

1 80cabfad bellard
/*
2 80cabfad bellard
 * QEMU PC keyboard emulation
3 5fafdf24 ths
 *
4 80cabfad bellard
 * Copyright (c) 2003 Fabrice Bellard
5 5fafdf24 ths
 *
6 80cabfad bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 80cabfad bellard
 * of this software and associated documentation files (the "Software"), to deal
8 80cabfad bellard
 * in the Software without restriction, including without limitation the rights
9 80cabfad bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 80cabfad bellard
 * copies of the Software, and to permit persons to whom the Software is
11 80cabfad bellard
 * furnished to do so, subject to the following conditions:
12 80cabfad bellard
 *
13 80cabfad bellard
 * The above copyright notice and this permission notice shall be included in
14 80cabfad bellard
 * all copies or substantial portions of the Software.
15 80cabfad bellard
 *
16 80cabfad bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 80cabfad bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 80cabfad bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 80cabfad bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 80cabfad bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 80cabfad bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 80cabfad bellard
 * THE SOFTWARE.
23 80cabfad bellard
 */
24 87ecb68b pbrook
#include "hw.h"
25 87ecb68b pbrook
#include "isa.h"
26 87ecb68b pbrook
#include "pc.h"
27 87ecb68b pbrook
#include "ps2.h"
28 87ecb68b pbrook
#include "sysemu.h"
29 80cabfad bellard
30 80cabfad bellard
/* debug PC keyboard */
31 80cabfad bellard
//#define DEBUG_KBD
32 c86d2c23 Blue Swirl
#ifdef DEBUG_KBD
33 c86d2c23 Blue Swirl
#define DPRINTF(fmt, ...)                                       \
34 c86d2c23 Blue Swirl
    do { printf("KBD: " fmt , ## __VA_ARGS__); } while (0)
35 c86d2c23 Blue Swirl
#else
36 c86d2c23 Blue Swirl
#define DPRINTF(fmt, ...)
37 c86d2c23 Blue Swirl
#endif
38 80cabfad bellard
39 80cabfad bellard
/*        Keyboard Controller Commands */
40 80cabfad bellard
#define KBD_CCMD_READ_MODE        0x20        /* Read mode bits */
41 80cabfad bellard
#define KBD_CCMD_WRITE_MODE        0x60        /* Write mode bits */
42 80cabfad bellard
#define KBD_CCMD_GET_VERSION        0xA1        /* Get controller version */
43 80cabfad bellard
#define KBD_CCMD_MOUSE_DISABLE        0xA7        /* Disable mouse interface */
44 80cabfad bellard
#define KBD_CCMD_MOUSE_ENABLE        0xA8        /* Enable mouse interface */
45 80cabfad bellard
#define KBD_CCMD_TEST_MOUSE        0xA9        /* Mouse interface test */
46 80cabfad bellard
#define KBD_CCMD_SELF_TEST        0xAA        /* Controller self test */
47 80cabfad bellard
#define KBD_CCMD_KBD_TEST        0xAB        /* Keyboard interface test */
48 80cabfad bellard
#define KBD_CCMD_KBD_DISABLE        0xAD        /* Keyboard interface disable */
49 80cabfad bellard
#define KBD_CCMD_KBD_ENABLE        0xAE        /* Keyboard interface enable */
50 80cabfad bellard
#define KBD_CCMD_READ_INPORT    0xC0    /* read input port */
51 80cabfad bellard
#define KBD_CCMD_READ_OUTPORT        0xD0    /* read output port */
52 80cabfad bellard
#define KBD_CCMD_WRITE_OUTPORT        0xD1    /* write output port */
53 80cabfad bellard
#define KBD_CCMD_WRITE_OBUF        0xD2
54 80cabfad bellard
#define KBD_CCMD_WRITE_AUX_OBUF        0xD3    /* Write to output buffer as if
55 80cabfad bellard
                                           initiated by the auxiliary device */
56 80cabfad bellard
#define KBD_CCMD_WRITE_MOUSE        0xD4        /* Write the following byte to the mouse */
57 80cabfad bellard
#define KBD_CCMD_DISABLE_A20    0xDD    /* HP vectra only ? */
58 80cabfad bellard
#define KBD_CCMD_ENABLE_A20     0xDF    /* HP vectra only ? */
59 5ccaa4ce Bernhard Kohl
#define KBD_CCMD_PULSE_BITS_3_0 0xF0    /* Pulse bits 3-0 of the output port P2. */
60 5ccaa4ce Bernhard Kohl
#define KBD_CCMD_RESET          0xFE    /* Pulse bit 0 of the output port P2 = CPU reset. */
61 5ccaa4ce Bernhard Kohl
#define KBD_CCMD_NO_OP          0xFF    /* Pulse no bits of the output port P2. */
62 80cabfad bellard
63 80cabfad bellard
/* Keyboard Commands */
64 80cabfad bellard
#define KBD_CMD_SET_LEDS        0xED        /* Set keyboard leds */
65 80cabfad bellard
#define KBD_CMD_ECHO             0xEE
66 80cabfad bellard
#define KBD_CMD_GET_ID                 0xF2        /* get keyboard ID */
67 80cabfad bellard
#define KBD_CMD_SET_RATE        0xF3        /* Set typematic rate */
68 80cabfad bellard
#define KBD_CMD_ENABLE                0xF4        /* Enable scanning */
69 80cabfad bellard
#define KBD_CMD_RESET_DISABLE        0xF5        /* reset and disable scanning */
70 80cabfad bellard
#define KBD_CMD_RESET_ENABLE           0xF6    /* reset and enable scanning */
71 80cabfad bellard
#define KBD_CMD_RESET                0xFF        /* Reset */
72 80cabfad bellard
73 80cabfad bellard
/* Keyboard Replies */
74 80cabfad bellard
#define KBD_REPLY_POR                0xAA        /* Power on reset */
75 80cabfad bellard
#define KBD_REPLY_ACK                0xFA        /* Command ACK */
76 80cabfad bellard
#define KBD_REPLY_RESEND        0xFE        /* Command NACK, send the cmd again */
77 80cabfad bellard
78 80cabfad bellard
/* Status Register Bits */
79 80cabfad bellard
#define KBD_STAT_OBF                 0x01        /* Keyboard output buffer full */
80 80cabfad bellard
#define KBD_STAT_IBF                 0x02        /* Keyboard input buffer full */
81 80cabfad bellard
#define KBD_STAT_SELFTEST        0x04        /* Self test successful */
82 80cabfad bellard
#define KBD_STAT_CMD                0x08        /* Last write was a command write (0=data) */
83 80cabfad bellard
#define KBD_STAT_UNLOCKED        0x10        /* Zero if keyboard locked */
84 80cabfad bellard
#define KBD_STAT_MOUSE_OBF        0x20        /* Mouse output buffer full */
85 80cabfad bellard
#define KBD_STAT_GTO                 0x40        /* General receive/xmit timeout */
86 80cabfad bellard
#define KBD_STAT_PERR                 0x80        /* Parity error */
87 80cabfad bellard
88 80cabfad bellard
/* Controller Mode Register Bits */
89 80cabfad bellard
#define KBD_MODE_KBD_INT        0x01        /* Keyboard data generate IRQ1 */
90 80cabfad bellard
#define KBD_MODE_MOUSE_INT        0x02        /* Mouse data generate IRQ12 */
91 80cabfad bellard
#define KBD_MODE_SYS                 0x04        /* The system flag (?) */
92 80cabfad bellard
#define KBD_MODE_NO_KEYLOCK        0x08        /* The keylock doesn't affect the keyboard if set */
93 80cabfad bellard
#define KBD_MODE_DISABLE_KBD        0x10        /* Disable keyboard interface */
94 80cabfad bellard
#define KBD_MODE_DISABLE_MOUSE        0x20        /* Disable mouse interface */
95 80cabfad bellard
#define KBD_MODE_KCC                 0x40        /* Scan code conversion to PC format */
96 80cabfad bellard
#define KBD_MODE_RFU                0x80
97 80cabfad bellard
98 956a3e6b Blue Swirl
/* Output Port Bits */
99 956a3e6b Blue Swirl
#define KBD_OUT_RESET           0x01    /* 1=normal mode, 0=reset */
100 956a3e6b Blue Swirl
#define KBD_OUT_A20             0x02    /* x86 only */
101 956a3e6b Blue Swirl
#define KBD_OUT_OBF             0x10    /* Keyboard output buffer full */
102 956a3e6b Blue Swirl
#define KBD_OUT_MOUSE_OBF       0x20    /* Mouse output buffer full */
103 956a3e6b Blue Swirl
104 80cabfad bellard
/* Mouse Commands */
105 80cabfad bellard
#define AUX_SET_SCALE11                0xE6        /* Set 1:1 scaling */
106 80cabfad bellard
#define AUX_SET_SCALE21                0xE7        /* Set 2:1 scaling */
107 80cabfad bellard
#define AUX_SET_RES                0xE8        /* Set resolution */
108 80cabfad bellard
#define AUX_GET_SCALE                0xE9        /* Get scaling factor */
109 80cabfad bellard
#define AUX_SET_STREAM                0xEA        /* Set stream mode */
110 80cabfad bellard
#define AUX_POLL                0xEB        /* Poll */
111 80cabfad bellard
#define AUX_RESET_WRAP                0xEC        /* Reset wrap mode */
112 80cabfad bellard
#define AUX_SET_WRAP                0xEE        /* Set wrap mode */
113 80cabfad bellard
#define AUX_SET_REMOTE                0xF0        /* Set remote mode */
114 80cabfad bellard
#define AUX_GET_TYPE                0xF2        /* Get type */
115 80cabfad bellard
#define AUX_SET_SAMPLE                0xF3        /* Set sample rate */
116 80cabfad bellard
#define AUX_ENABLE_DEV                0xF4        /* Enable aux device */
117 80cabfad bellard
#define AUX_DISABLE_DEV                0xF5        /* Disable aux device */
118 80cabfad bellard
#define AUX_SET_DEFAULT                0xF6
119 80cabfad bellard
#define AUX_RESET                0xFF        /* Reset aux device */
120 80cabfad bellard
#define AUX_ACK                        0xFA        /* Command byte ACK. */
121 80cabfad bellard
122 80cabfad bellard
#define MOUSE_STATUS_REMOTE     0x40
123 80cabfad bellard
#define MOUSE_STATUS_ENABLED    0x20
124 80cabfad bellard
#define MOUSE_STATUS_SCALE21    0x10
125 80cabfad bellard
126 daa57963 bellard
#define KBD_PENDING_KBD         1
127 daa57963 bellard
#define KBD_PENDING_AUX         2
128 80cabfad bellard
129 80cabfad bellard
typedef struct KBDState {
130 80cabfad bellard
    uint8_t write_cmd; /* if non zero, write data to port 60 is expected */
131 80cabfad bellard
    uint8_t status;
132 80cabfad bellard
    uint8_t mode;
133 956a3e6b Blue Swirl
    uint8_t outport;
134 daa57963 bellard
    /* Bitmask of devices with data available.  */
135 7783e9f0 pbrook
    uint8_t pending;
136 daa57963 bellard
    void *kbd;
137 daa57963 bellard
    void *mouse;
138 b7678d96 ths
139 d537cf6c pbrook
    qemu_irq irq_kbd;
140 d537cf6c pbrook
    qemu_irq irq_mouse;
141 956a3e6b Blue Swirl
    qemu_irq *a20_out;
142 a8170e5e Avi Kivity
    hwaddr mask;
143 80cabfad bellard
} KBDState;
144 80cabfad bellard
145 80cabfad bellard
/* update irq and KBD_STAT_[MOUSE_]OBF */
146 80cabfad bellard
/* XXX: not generating the irqs if KBD_MODE_DISABLE_KBD is set may be
147 80cabfad bellard
   incorrect, but it avoids having to simulate exact delays */
148 80cabfad bellard
static void kbd_update_irq(KBDState *s)
149 80cabfad bellard
{
150 b7678d96 ths
    int irq_kbd_level, irq_mouse_level;
151 80cabfad bellard
152 b7678d96 ths
    irq_kbd_level = 0;
153 b7678d96 ths
    irq_mouse_level = 0;
154 80cabfad bellard
    s->status &= ~(KBD_STAT_OBF | KBD_STAT_MOUSE_OBF);
155 956a3e6b Blue Swirl
    s->outport &= ~(KBD_OUT_OBF | KBD_OUT_MOUSE_OBF);
156 daa57963 bellard
    if (s->pending) {
157 80cabfad bellard
        s->status |= KBD_STAT_OBF;
158 956a3e6b Blue Swirl
        s->outport |= KBD_OUT_OBF;
159 b92bb99b ths
        /* kbd data takes priority over aux data.  */
160 daa57963 bellard
        if (s->pending == KBD_PENDING_AUX) {
161 80cabfad bellard
            s->status |= KBD_STAT_MOUSE_OBF;
162 956a3e6b Blue Swirl
            s->outport |= KBD_OUT_MOUSE_OBF;
163 80cabfad bellard
            if (s->mode & KBD_MODE_MOUSE_INT)
164 b7678d96 ths
                irq_mouse_level = 1;
165 80cabfad bellard
        } else {
166 5fafdf24 ths
            if ((s->mode & KBD_MODE_KBD_INT) &&
167 80cabfad bellard
                !(s->mode & KBD_MODE_DISABLE_KBD))
168 b7678d96 ths
                irq_kbd_level = 1;
169 80cabfad bellard
        }
170 80cabfad bellard
    }
171 d537cf6c pbrook
    qemu_set_irq(s->irq_kbd, irq_kbd_level);
172 d537cf6c pbrook
    qemu_set_irq(s->irq_mouse, irq_mouse_level);
173 80cabfad bellard
}
174 80cabfad bellard
175 daa57963 bellard
static void kbd_update_kbd_irq(void *opaque, int level)
176 80cabfad bellard
{
177 daa57963 bellard
    KBDState *s = (KBDState *)opaque;
178 80cabfad bellard
179 daa57963 bellard
    if (level)
180 daa57963 bellard
        s->pending |= KBD_PENDING_KBD;
181 80cabfad bellard
    else
182 daa57963 bellard
        s->pending &= ~KBD_PENDING_KBD;
183 80cabfad bellard
    kbd_update_irq(s);
184 80cabfad bellard
}
185 80cabfad bellard
186 daa57963 bellard
static void kbd_update_aux_irq(void *opaque, int level)
187 80cabfad bellard
{
188 daa57963 bellard
    KBDState *s = (KBDState *)opaque;
189 daa57963 bellard
190 daa57963 bellard
    if (level)
191 daa57963 bellard
        s->pending |= KBD_PENDING_AUX;
192 daa57963 bellard
    else
193 daa57963 bellard
        s->pending &= ~KBD_PENDING_AUX;
194 daa57963 bellard
    kbd_update_irq(s);
195 80cabfad bellard
}
196 80cabfad bellard
197 d540bfe0 Alexander Graf
static uint64_t kbd_read_status(void *opaque, hwaddr addr,
198 d540bfe0 Alexander Graf
                                unsigned size)
199 80cabfad bellard
{
200 b41a2cd1 bellard
    KBDState *s = opaque;
201 80cabfad bellard
    int val;
202 80cabfad bellard
    val = s->status;
203 c86d2c23 Blue Swirl
    DPRINTF("kbd: read status=0x%02x\n", val);
204 80cabfad bellard
    return val;
205 80cabfad bellard
}
206 80cabfad bellard
207 daa57963 bellard
static void kbd_queue(KBDState *s, int b, int aux)
208 daa57963 bellard
{
209 daa57963 bellard
    if (aux)
210 daa57963 bellard
        ps2_queue(s->mouse, b);
211 daa57963 bellard
    else
212 daa57963 bellard
        ps2_queue(s->kbd, b);
213 daa57963 bellard
}
214 daa57963 bellard
215 4b78a802 Blue Swirl
static void outport_write(KBDState *s, uint32_t val)
216 956a3e6b Blue Swirl
{
217 c86d2c23 Blue Swirl
    DPRINTF("kbd: write outport=0x%02x\n", val);
218 956a3e6b Blue Swirl
    s->outport = val;
219 956a3e6b Blue Swirl
    if (s->a20_out) {
220 956a3e6b Blue Swirl
        qemu_set_irq(*s->a20_out, (val >> 1) & 1);
221 956a3e6b Blue Swirl
    }
222 956a3e6b Blue Swirl
    if (!(val & 1)) {
223 956a3e6b Blue Swirl
        qemu_system_reset_request();
224 956a3e6b Blue Swirl
    }
225 956a3e6b Blue Swirl
}
226 956a3e6b Blue Swirl
227 d540bfe0 Alexander Graf
static void kbd_write_command(void *opaque, hwaddr addr,
228 d540bfe0 Alexander Graf
                              uint64_t val, unsigned size)
229 80cabfad bellard
{
230 b41a2cd1 bellard
    KBDState *s = opaque;
231 80cabfad bellard
232 c86d2c23 Blue Swirl
    DPRINTF("kbd: write cmd=0x%02x\n", val);
233 5ccaa4ce Bernhard Kohl
234 5ccaa4ce Bernhard Kohl
    /* Bits 3-0 of the output port P2 of the keyboard controller may be pulsed
235 5ccaa4ce Bernhard Kohl
     * low for approximately 6 micro seconds. Bits 3-0 of the KBD_CCMD_PULSE
236 5ccaa4ce Bernhard Kohl
     * command specify the output port bits to be pulsed.
237 5ccaa4ce Bernhard Kohl
     * 0: Bit should be pulsed. 1: Bit should not be modified.
238 5ccaa4ce Bernhard Kohl
     * The only useful version of this command is pulsing bit 0,
239 5ccaa4ce Bernhard Kohl
     * which does a CPU reset.
240 5ccaa4ce Bernhard Kohl
     */
241 5ccaa4ce Bernhard Kohl
    if((val & KBD_CCMD_PULSE_BITS_3_0) == KBD_CCMD_PULSE_BITS_3_0) {
242 5ccaa4ce Bernhard Kohl
        if(!(val & 1))
243 5ccaa4ce Bernhard Kohl
            val = KBD_CCMD_RESET;
244 5ccaa4ce Bernhard Kohl
        else
245 5ccaa4ce Bernhard Kohl
            val = KBD_CCMD_NO_OP;
246 5ccaa4ce Bernhard Kohl
    }
247 5ccaa4ce Bernhard Kohl
248 80cabfad bellard
    switch(val) {
249 80cabfad bellard
    case KBD_CCMD_READ_MODE:
250 889bec69 balrog
        kbd_queue(s, s->mode, 0);
251 80cabfad bellard
        break;
252 80cabfad bellard
    case KBD_CCMD_WRITE_MODE:
253 80cabfad bellard
    case KBD_CCMD_WRITE_OBUF:
254 80cabfad bellard
    case KBD_CCMD_WRITE_AUX_OBUF:
255 80cabfad bellard
    case KBD_CCMD_WRITE_MOUSE:
256 80cabfad bellard
    case KBD_CCMD_WRITE_OUTPORT:
257 80cabfad bellard
        s->write_cmd = val;
258 80cabfad bellard
        break;
259 80cabfad bellard
    case KBD_CCMD_MOUSE_DISABLE:
260 80cabfad bellard
        s->mode |= KBD_MODE_DISABLE_MOUSE;
261 80cabfad bellard
        break;
262 80cabfad bellard
    case KBD_CCMD_MOUSE_ENABLE:
263 80cabfad bellard
        s->mode &= ~KBD_MODE_DISABLE_MOUSE;
264 80cabfad bellard
        break;
265 80cabfad bellard
    case KBD_CCMD_TEST_MOUSE:
266 80cabfad bellard
        kbd_queue(s, 0x00, 0);
267 80cabfad bellard
        break;
268 80cabfad bellard
    case KBD_CCMD_SELF_TEST:
269 80cabfad bellard
        s->status |= KBD_STAT_SELFTEST;
270 80cabfad bellard
        kbd_queue(s, 0x55, 0);
271 80cabfad bellard
        break;
272 80cabfad bellard
    case KBD_CCMD_KBD_TEST:
273 80cabfad bellard
        kbd_queue(s, 0x00, 0);
274 80cabfad bellard
        break;
275 80cabfad bellard
    case KBD_CCMD_KBD_DISABLE:
276 80cabfad bellard
        s->mode |= KBD_MODE_DISABLE_KBD;
277 80cabfad bellard
        kbd_update_irq(s);
278 80cabfad bellard
        break;
279 80cabfad bellard
    case KBD_CCMD_KBD_ENABLE:
280 80cabfad bellard
        s->mode &= ~KBD_MODE_DISABLE_KBD;
281 80cabfad bellard
        kbd_update_irq(s);
282 80cabfad bellard
        break;
283 80cabfad bellard
    case KBD_CCMD_READ_INPORT:
284 80cabfad bellard
        kbd_queue(s, 0x00, 0);
285 80cabfad bellard
        break;
286 80cabfad bellard
    case KBD_CCMD_READ_OUTPORT:
287 956a3e6b Blue Swirl
        kbd_queue(s, s->outport, 0);
288 80cabfad bellard
        break;
289 80cabfad bellard
    case KBD_CCMD_ENABLE_A20:
290 956a3e6b Blue Swirl
        if (s->a20_out) {
291 956a3e6b Blue Swirl
            qemu_irq_raise(*s->a20_out);
292 956a3e6b Blue Swirl
        }
293 956a3e6b Blue Swirl
        s->outport |= KBD_OUT_A20;
294 80cabfad bellard
        break;
295 80cabfad bellard
    case KBD_CCMD_DISABLE_A20:
296 956a3e6b Blue Swirl
        if (s->a20_out) {
297 956a3e6b Blue Swirl
            qemu_irq_lower(*s->a20_out);
298 956a3e6b Blue Swirl
        }
299 956a3e6b Blue Swirl
        s->outport &= ~KBD_OUT_A20;
300 80cabfad bellard
        break;
301 80cabfad bellard
    case KBD_CCMD_RESET:
302 d7d02e3c bellard
        qemu_system_reset_request();
303 80cabfad bellard
        break;
304 5ccaa4ce Bernhard Kohl
    case KBD_CCMD_NO_OP:
305 5ccaa4ce Bernhard Kohl
        /* ignore that */
306 80cabfad bellard
        break;
307 80cabfad bellard
    default:
308 d540bfe0 Alexander Graf
        fprintf(stderr, "qemu: unsupported keyboard cmd=0x%02x\n", (int)val);
309 80cabfad bellard
        break;
310 80cabfad bellard
    }
311 80cabfad bellard
}
312 80cabfad bellard
313 d540bfe0 Alexander Graf
static uint64_t kbd_read_data(void *opaque, hwaddr addr,
314 d540bfe0 Alexander Graf
                              unsigned size)
315 80cabfad bellard
{
316 b41a2cd1 bellard
    KBDState *s = opaque;
317 e41c0f26 balrog
    uint32_t val;
318 80cabfad bellard
319 daa57963 bellard
    if (s->pending == KBD_PENDING_AUX)
320 e41c0f26 balrog
        val = ps2_read_data(s->mouse);
321 e41c0f26 balrog
    else
322 e41c0f26 balrog
        val = ps2_read_data(s->kbd);
323 80cabfad bellard
324 c86d2c23 Blue Swirl
    DPRINTF("kbd: read data=0x%02x\n", val);
325 e41c0f26 balrog
    return val;
326 80cabfad bellard
}
327 80cabfad bellard
328 d540bfe0 Alexander Graf
static void kbd_write_data(void *opaque, hwaddr addr,
329 d540bfe0 Alexander Graf
                           uint64_t val, unsigned size)
330 80cabfad bellard
{
331 b41a2cd1 bellard
    KBDState *s = opaque;
332 80cabfad bellard
333 c86d2c23 Blue Swirl
    DPRINTF("kbd: write data=0x%02x\n", val);
334 80cabfad bellard
335 80cabfad bellard
    switch(s->write_cmd) {
336 80cabfad bellard
    case 0:
337 daa57963 bellard
        ps2_write_keyboard(s->kbd, val);
338 80cabfad bellard
        break;
339 80cabfad bellard
    case KBD_CCMD_WRITE_MODE:
340 80cabfad bellard
        s->mode = val;
341 f94f5d71 pbrook
        ps2_keyboard_set_translation(s->kbd, (s->mode & KBD_MODE_KCC) != 0);
342 daa57963 bellard
        /* ??? */
343 80cabfad bellard
        kbd_update_irq(s);
344 80cabfad bellard
        break;
345 80cabfad bellard
    case KBD_CCMD_WRITE_OBUF:
346 80cabfad bellard
        kbd_queue(s, val, 0);
347 80cabfad bellard
        break;
348 80cabfad bellard
    case KBD_CCMD_WRITE_AUX_OBUF:
349 80cabfad bellard
        kbd_queue(s, val, 1);
350 80cabfad bellard
        break;
351 80cabfad bellard
    case KBD_CCMD_WRITE_OUTPORT:
352 4b78a802 Blue Swirl
        outport_write(s, val);
353 80cabfad bellard
        break;
354 80cabfad bellard
    case KBD_CCMD_WRITE_MOUSE:
355 daa57963 bellard
        ps2_write_mouse(s->mouse, val);
356 80cabfad bellard
        break;
357 80cabfad bellard
    default:
358 80cabfad bellard
        break;
359 80cabfad bellard
    }
360 80cabfad bellard
    s->write_cmd = 0;
361 80cabfad bellard
}
362 80cabfad bellard
363 d7d02e3c bellard
static void kbd_reset(void *opaque)
364 80cabfad bellard
{
365 d7d02e3c bellard
    KBDState *s = opaque;
366 80cabfad bellard
367 80cabfad bellard
    s->mode = KBD_MODE_KBD_INT | KBD_MODE_MOUSE_INT;
368 80cabfad bellard
    s->status = KBD_STAT_CMD | KBD_STAT_UNLOCKED;
369 956a3e6b Blue Swirl
    s->outport = KBD_OUT_RESET | KBD_OUT_A20;
370 80cabfad bellard
}
371 80cabfad bellard
372 3c619b59 Juan Quintela
static const VMStateDescription vmstate_kbd = {
373 3c619b59 Juan Quintela
    .name = "pckbd",
374 3c619b59 Juan Quintela
    .version_id = 3,
375 3c619b59 Juan Quintela
    .minimum_version_id = 3,
376 3c619b59 Juan Quintela
    .minimum_version_id_old = 3,
377 3c619b59 Juan Quintela
    .fields      = (VMStateField []) {
378 3c619b59 Juan Quintela
        VMSTATE_UINT8(write_cmd, KBDState),
379 3c619b59 Juan Quintela
        VMSTATE_UINT8(status, KBDState),
380 3c619b59 Juan Quintela
        VMSTATE_UINT8(mode, KBDState),
381 3c619b59 Juan Quintela
        VMSTATE_UINT8(pending, KBDState),
382 3c619b59 Juan Quintela
        VMSTATE_END_OF_LIST()
383 3c619b59 Juan Quintela
    }
384 3c619b59 Juan Quintela
};
385 675376f2 bellard
386 b92bb99b ths
/* Memory mapped interface */
387 a8170e5e Avi Kivity
static uint32_t kbd_mm_readb (void *opaque, hwaddr addr)
388 b92bb99b ths
{
389 b92bb99b ths
    KBDState *s = opaque;
390 b92bb99b ths
391 4efbe58f aurel32
    if (addr & s->mask)
392 d540bfe0 Alexander Graf
        return kbd_read_status(s, 0, 1) & 0xff;
393 4efbe58f aurel32
    else
394 d540bfe0 Alexander Graf
        return kbd_read_data(s, 0, 1) & 0xff;
395 b92bb99b ths
}
396 b92bb99b ths
397 a8170e5e Avi Kivity
static void kbd_mm_writeb (void *opaque, hwaddr addr, uint32_t value)
398 b92bb99b ths
{
399 b92bb99b ths
    KBDState *s = opaque;
400 b92bb99b ths
401 4efbe58f aurel32
    if (addr & s->mask)
402 d540bfe0 Alexander Graf
        kbd_write_command(s, 0, value & 0xff, 1);
403 4efbe58f aurel32
    else
404 d540bfe0 Alexander Graf
        kbd_write_data(s, 0, value & 0xff, 1);
405 b92bb99b ths
}
406 b92bb99b ths
407 dbff76ac Richard Henderson
static const MemoryRegionOps i8042_mmio_ops = {
408 dbff76ac Richard Henderson
    .endianness = DEVICE_NATIVE_ENDIAN,
409 dbff76ac Richard Henderson
    .old_mmio = {
410 dbff76ac Richard Henderson
        .read = { kbd_mm_readb, kbd_mm_readb, kbd_mm_readb },
411 dbff76ac Richard Henderson
        .write = { kbd_mm_writeb, kbd_mm_writeb, kbd_mm_writeb },
412 dbff76ac Richard Henderson
    },
413 b92bb99b ths
};
414 b92bb99b ths
415 71db710f blueswir1
void i8042_mm_init(qemu_irq kbd_irq, qemu_irq mouse_irq,
416 dbff76ac Richard Henderson
                   MemoryRegion *region, ram_addr_t size,
417 a8170e5e Avi Kivity
                   hwaddr mask)
418 b92bb99b ths
{
419 7267c094 Anthony Liguori
    KBDState *s = g_malloc0(sizeof(KBDState));
420 b92bb99b ths
421 b92bb99b ths
    s->irq_kbd = kbd_irq;
422 b92bb99b ths
    s->irq_mouse = mouse_irq;
423 4efbe58f aurel32
    s->mask = mask;
424 b92bb99b ths
425 0be71e32 Alex Williamson
    vmstate_register(NULL, 0, &vmstate_kbd, s);
426 dbff76ac Richard Henderson
427 dbff76ac Richard Henderson
    memory_region_init_io(region, &i8042_mmio_ops, s, "i8042", size);
428 b92bb99b ths
429 b92bb99b ths
    s->kbd = ps2_kbd_init(kbd_update_kbd_irq, s);
430 b92bb99b ths
    s->mouse = ps2_mouse_init(kbd_update_aux_irq, s);
431 a08d4367 Jan Kiszka
    qemu_register_reset(kbd_reset, s);
432 b92bb99b ths
}
433 da85ccfb Gerd Hoffmann
434 da85ccfb Gerd Hoffmann
typedef struct ISAKBDState {
435 da85ccfb Gerd Hoffmann
    ISADevice dev;
436 dbff76ac Richard Henderson
    KBDState kbd;
437 dbff76ac Richard Henderson
    MemoryRegion io[2];
438 da85ccfb Gerd Hoffmann
} ISAKBDState;
439 da85ccfb Gerd Hoffmann
440 956a3e6b Blue Swirl
void i8042_isa_mouse_fake_event(void *opaque)
441 956a3e6b Blue Swirl
{
442 956a3e6b Blue Swirl
    ISADevice *dev = opaque;
443 956a3e6b Blue Swirl
    KBDState *s = &(DO_UPCAST(ISAKBDState, dev, dev)->kbd);
444 956a3e6b Blue Swirl
445 956a3e6b Blue Swirl
    ps2_mouse_fake_event(s->mouse);
446 956a3e6b Blue Swirl
}
447 956a3e6b Blue Swirl
448 956a3e6b Blue Swirl
void i8042_setup_a20_line(ISADevice *dev, qemu_irq *a20_out)
449 956a3e6b Blue Swirl
{
450 956a3e6b Blue Swirl
    KBDState *s = &(DO_UPCAST(ISAKBDState, dev, dev)->kbd);
451 956a3e6b Blue Swirl
452 956a3e6b Blue Swirl
    s->a20_out = a20_out;
453 956a3e6b Blue Swirl
}
454 956a3e6b Blue Swirl
455 d05ac8fa Blue Swirl
static const VMStateDescription vmstate_kbd_isa = {
456 be73cfe2 Juan Quintela
    .name = "pckbd",
457 be73cfe2 Juan Quintela
    .version_id = 3,
458 be73cfe2 Juan Quintela
    .minimum_version_id = 3,
459 be73cfe2 Juan Quintela
    .minimum_version_id_old = 3,
460 be73cfe2 Juan Quintela
    .fields      = (VMStateField []) {
461 be73cfe2 Juan Quintela
        VMSTATE_STRUCT(kbd, ISAKBDState, 0, vmstate_kbd, KBDState),
462 be73cfe2 Juan Quintela
        VMSTATE_END_OF_LIST()
463 be73cfe2 Juan Quintela
    }
464 be73cfe2 Juan Quintela
};
465 be73cfe2 Juan Quintela
466 dbff76ac Richard Henderson
static const MemoryRegionOps i8042_data_ops = {
467 d540bfe0 Alexander Graf
    .read = kbd_read_data,
468 d540bfe0 Alexander Graf
    .write = kbd_write_data,
469 d540bfe0 Alexander Graf
    .impl = {
470 d540bfe0 Alexander Graf
        .min_access_size = 1,
471 d540bfe0 Alexander Graf
        .max_access_size = 1,
472 d540bfe0 Alexander Graf
    },
473 d540bfe0 Alexander Graf
    .endianness = DEVICE_LITTLE_ENDIAN,
474 dbff76ac Richard Henderson
};
475 dbff76ac Richard Henderson
476 dbff76ac Richard Henderson
static const MemoryRegionOps i8042_cmd_ops = {
477 d540bfe0 Alexander Graf
    .read = kbd_read_status,
478 d540bfe0 Alexander Graf
    .write = kbd_write_command,
479 d540bfe0 Alexander Graf
    .impl = {
480 d540bfe0 Alexander Graf
        .min_access_size = 1,
481 d540bfe0 Alexander Graf
        .max_access_size = 1,
482 d540bfe0 Alexander Graf
    },
483 d540bfe0 Alexander Graf
    .endianness = DEVICE_LITTLE_ENDIAN,
484 dbff76ac Richard Henderson
};
485 dbff76ac Richard Henderson
486 81a322d4 Gerd Hoffmann
static int i8042_initfn(ISADevice *dev)
487 da85ccfb Gerd Hoffmann
{
488 dbff76ac Richard Henderson
    ISAKBDState *isa_s = DO_UPCAST(ISAKBDState, dev, dev);
489 dbff76ac Richard Henderson
    KBDState *s = &isa_s->kbd;
490 da85ccfb Gerd Hoffmann
491 2e15e23b Gerd Hoffmann
    isa_init_irq(dev, &s->irq_kbd, 1);
492 2e15e23b Gerd Hoffmann
    isa_init_irq(dev, &s->irq_mouse, 12);
493 da85ccfb Gerd Hoffmann
494 dbff76ac Richard Henderson
    memory_region_init_io(isa_s->io + 0, &i8042_data_ops, s, "i8042-data", 1);
495 dbff76ac Richard Henderson
    isa_register_ioport(dev, isa_s->io + 0, 0x60);
496 dbff76ac Richard Henderson
497 dbff76ac Richard Henderson
    memory_region_init_io(isa_s->io + 1, &i8042_cmd_ops, s, "i8042-cmd", 1);
498 dbff76ac Richard Henderson
    isa_register_ioport(dev, isa_s->io + 1, 0x64);
499 da85ccfb Gerd Hoffmann
500 da85ccfb Gerd Hoffmann
    s->kbd = ps2_kbd_init(kbd_update_kbd_irq, s);
501 da85ccfb Gerd Hoffmann
    s->mouse = ps2_mouse_init(kbd_update_aux_irq, s);
502 da85ccfb Gerd Hoffmann
    qemu_register_reset(kbd_reset, s);
503 81a322d4 Gerd Hoffmann
    return 0;
504 da85ccfb Gerd Hoffmann
}
505 da85ccfb Gerd Hoffmann
506 8f04ee08 Anthony Liguori
static void i8042_class_initfn(ObjectClass *klass, void *data)
507 8f04ee08 Anthony Liguori
{
508 39bffca2 Anthony Liguori
    DeviceClass *dc = DEVICE_CLASS(klass);
509 8f04ee08 Anthony Liguori
    ISADeviceClass *ic = ISA_DEVICE_CLASS(klass);
510 8f04ee08 Anthony Liguori
    ic->init = i8042_initfn;
511 39bffca2 Anthony Liguori
    dc->no_user = 1;
512 39bffca2 Anthony Liguori
    dc->vmsd = &vmstate_kbd_isa;
513 8f04ee08 Anthony Liguori
}
514 8f04ee08 Anthony Liguori
515 39bffca2 Anthony Liguori
static TypeInfo i8042_info = {
516 39bffca2 Anthony Liguori
    .name          = "i8042",
517 39bffca2 Anthony Liguori
    .parent        = TYPE_ISA_DEVICE,
518 39bffca2 Anthony Liguori
    .instance_size = sizeof(ISAKBDState),
519 39bffca2 Anthony Liguori
    .class_init    = i8042_class_initfn,
520 da85ccfb Gerd Hoffmann
};
521 da85ccfb Gerd Hoffmann
522 83f7d43a Andreas Färber
static void i8042_register_types(void)
523 da85ccfb Gerd Hoffmann
{
524 39bffca2 Anthony Liguori
    type_register_static(&i8042_info);
525 da85ccfb Gerd Hoffmann
}
526 83f7d43a Andreas Färber
527 83f7d43a Andreas Färber
type_init(i8042_register_types)