Statistics
| Branch: | Revision:

root / hw / twl92230.c @ 9c9bb6c8

History | View | Annotate | Download (25.4 kB)

1 7e7c5e4c balrog
/*
2 7e7c5e4c balrog
 * TI TWL92230C energy-management companion device for the OMAP24xx.
3 7e7c5e4c balrog
 * Aka. Menelaus (N4200 MENELAUS1_V2.2)
4 7e7c5e4c balrog
 *
5 7e7c5e4c balrog
 * Copyright (C) 2008 Nokia Corporation
6 7e7c5e4c balrog
 * Written by Andrzej Zaborowski <andrew@openedhand.com>
7 7e7c5e4c balrog
 *
8 7e7c5e4c balrog
 * This program is free software; you can redistribute it and/or
9 7e7c5e4c balrog
 * modify it under the terms of the GNU General Public License as
10 7e7c5e4c balrog
 * published by the Free Software Foundation; either version 2 or
11 7e7c5e4c balrog
 * (at your option) version 3 of the License.
12 7e7c5e4c balrog
 *
13 7e7c5e4c balrog
 * This program is distributed in the hope that it will be useful,
14 7e7c5e4c balrog
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 7e7c5e4c balrog
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16 7e7c5e4c balrog
 * GNU General Public License for more details.
17 7e7c5e4c balrog
 *
18 7e7c5e4c balrog
 * You should have received a copy of the GNU General Public License
19 7e7c5e4c balrog
 * along with this program; if not, write to the Free Software
20 7e7c5e4c balrog
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 7e7c5e4c balrog
 * MA 02111-1307 USA
22 7e7c5e4c balrog
 */
23 7e7c5e4c balrog
24 7e7c5e4c balrog
#include "hw.h"
25 7e7c5e4c balrog
#include "qemu-timer.h"
26 7e7c5e4c balrog
#include "i2c.h"
27 7e7c5e4c balrog
#include "sysemu.h"
28 7e7c5e4c balrog
#include "console.h"
29 7e7c5e4c balrog
30 7e7c5e4c balrog
#define VERBOSE 1
31 7e7c5e4c balrog
32 7e7c5e4c balrog
struct menelaus_s {
33 7e7c5e4c balrog
    i2c_slave i2c;
34 7e7c5e4c balrog
    qemu_irq irq;
35 7e7c5e4c balrog
36 7e7c5e4c balrog
    int firstbyte;
37 7e7c5e4c balrog
    uint8_t reg;
38 7e7c5e4c balrog
39 7e7c5e4c balrog
    uint8_t vcore[5];
40 7e7c5e4c balrog
    uint8_t dcdc[3];
41 7e7c5e4c balrog
    uint8_t ldo[8];
42 7e7c5e4c balrog
    uint8_t sleep[2];
43 7e7c5e4c balrog
    uint8_t osc;
44 7e7c5e4c balrog
    uint8_t detect;
45 7e7c5e4c balrog
    uint16_t mask;
46 7e7c5e4c balrog
    uint16_t status;
47 7e7c5e4c balrog
    uint8_t dir;
48 7e7c5e4c balrog
    uint8_t inputs;
49 7e7c5e4c balrog
    uint8_t outputs;
50 7e7c5e4c balrog
    uint8_t bbsms;
51 7e7c5e4c balrog
    uint8_t pull[4];
52 7e7c5e4c balrog
    uint8_t mmc_ctrl[3];
53 7e7c5e4c balrog
    uint8_t mmc_debounce;
54 7e7c5e4c balrog
    struct {
55 7e7c5e4c balrog
        uint8_t ctrl;
56 7e7c5e4c balrog
        uint16_t comp;
57 7e7c5e4c balrog
        QEMUTimer *hz;
58 7e7c5e4c balrog
        int64_t next;
59 7e7c5e4c balrog
        struct tm tm;
60 7e7c5e4c balrog
        struct tm new;
61 7e7c5e4c balrog
        struct tm alm;
62 aec454d2 balrog
        int sec_offset;
63 aec454d2 balrog
        int alm_sec;
64 aec454d2 balrog
        int next_comp;
65 7e7c5e4c balrog
        struct tm *(*gettime)(const time_t *timep, struct tm *result);
66 7e7c5e4c balrog
    } rtc;
67 7e7c5e4c balrog
    qemu_irq handler[3];
68 7e7c5e4c balrog
    qemu_irq *in;
69 7e7c5e4c balrog
    int pwrbtn_state;
70 7e7c5e4c balrog
    qemu_irq pwrbtn;
71 7e7c5e4c balrog
};
72 7e7c5e4c balrog
73 7e7c5e4c balrog
static inline void menelaus_update(struct menelaus_s *s)
74 7e7c5e4c balrog
{
75 7e7c5e4c balrog
    qemu_set_irq(s->irq, s->status & ~s->mask);
76 7e7c5e4c balrog
}
77 7e7c5e4c balrog
78 7e7c5e4c balrog
static inline void menelaus_rtc_start(struct menelaus_s *s)
79 7e7c5e4c balrog
{
80 7e7c5e4c balrog
    s->rtc.next =+ qemu_get_clock(rt_clock);
81 7e7c5e4c balrog
    qemu_mod_timer(s->rtc.hz, s->rtc.next);
82 7e7c5e4c balrog
}
83 7e7c5e4c balrog
84 7e7c5e4c balrog
static inline void menelaus_rtc_stop(struct menelaus_s *s)
85 7e7c5e4c balrog
{
86 7e7c5e4c balrog
    qemu_del_timer(s->rtc.hz);
87 7e7c5e4c balrog
    s->rtc.next =- qemu_get_clock(rt_clock);
88 7e7c5e4c balrog
    if (s->rtc.next < 1)
89 7e7c5e4c balrog
        s->rtc.next = 1;
90 7e7c5e4c balrog
}
91 7e7c5e4c balrog
92 7e7c5e4c balrog
static void menelaus_rtc_update(struct menelaus_s *s)
93 7e7c5e4c balrog
{
94 aec454d2 balrog
    qemu_get_timedate(&s->rtc.tm, s->rtc.sec_offset);
95 7e7c5e4c balrog
}
96 7e7c5e4c balrog
97 7e7c5e4c balrog
static void menelaus_alm_update(struct menelaus_s *s)
98 7e7c5e4c balrog
{
99 7e7c5e4c balrog
    if ((s->rtc.ctrl & 3) == 3)
100 aec454d2 balrog
        s->rtc.alm_sec = qemu_timedate_diff(&s->rtc.alm) - s->rtc.sec_offset;
101 7e7c5e4c balrog
}
102 7e7c5e4c balrog
103 7e7c5e4c balrog
static void menelaus_rtc_hz(void *opaque)
104 7e7c5e4c balrog
{
105 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) opaque;
106 7e7c5e4c balrog
107 aec454d2 balrog
    s->rtc.next_comp --;
108 aec454d2 balrog
    s->rtc.alm_sec --;
109 7e7c5e4c balrog
    s->rtc.next += 1000;
110 7e7c5e4c balrog
    qemu_mod_timer(s->rtc.hz, s->rtc.next);
111 7e7c5e4c balrog
    if ((s->rtc.ctrl >> 3) & 3) {                                /* EVERY */
112 7e7c5e4c balrog
        menelaus_rtc_update(s);
113 7e7c5e4c balrog
        if (((s->rtc.ctrl >> 3) & 3) == 1 && !s->rtc.tm.tm_sec)
114 7e7c5e4c balrog
            s->status |= 1 << 8;                                /* RTCTMR */
115 7e7c5e4c balrog
        else if (((s->rtc.ctrl >> 3) & 3) == 2 && !s->rtc.tm.tm_min)
116 7e7c5e4c balrog
            s->status |= 1 << 8;                                /* RTCTMR */
117 7e7c5e4c balrog
        else if (!s->rtc.tm.tm_hour)
118 7e7c5e4c balrog
            s->status |= 1 << 8;                                /* RTCTMR */
119 7e7c5e4c balrog
    } else
120 7e7c5e4c balrog
        s->status |= 1 << 8;                                        /* RTCTMR */
121 7e7c5e4c balrog
    if ((s->rtc.ctrl >> 1) & 1) {                                /* RTC_AL_EN */
122 aec454d2 balrog
        if (s->rtc.alm_sec == 0)
123 7e7c5e4c balrog
            s->status |= 1 << 9;                                /* RTCALM */
124 7e7c5e4c balrog
        /* TODO: wake-up */
125 7e7c5e4c balrog
    }
126 aec454d2 balrog
    if (s->rtc.next_comp <= 0) {
127 7e7c5e4c balrog
        s->rtc.next -= muldiv64((int16_t) s->rtc.comp, 1000, 0x8000);
128 aec454d2 balrog
        s->rtc.next_comp = 3600;
129 7e7c5e4c balrog
    }
130 7e7c5e4c balrog
    menelaus_update(s);
131 7e7c5e4c balrog
}
132 7e7c5e4c balrog
133 7e7c5e4c balrog
void menelaus_reset(i2c_slave *i2c)
134 7e7c5e4c balrog
{
135 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) i2c;
136 7e7c5e4c balrog
    s->reg = 0x00;
137 7e7c5e4c balrog
138 7e7c5e4c balrog
    s->vcore[0] = 0x0c;        /* XXX: X-loader needs 0x8c? check!  */
139 7e7c5e4c balrog
    s->vcore[1] = 0x05;
140 7e7c5e4c balrog
    s->vcore[2] = 0x02;
141 7e7c5e4c balrog
    s->vcore[3] = 0x0c;
142 7e7c5e4c balrog
    s->vcore[4] = 0x03;
143 7e7c5e4c balrog
    s->dcdc[0] = 0x33;        /* Depends on wiring */
144 7e7c5e4c balrog
    s->dcdc[1] = 0x03;
145 7e7c5e4c balrog
    s->dcdc[2] = 0x00;
146 7e7c5e4c balrog
    s->ldo[0] = 0x95;
147 7e7c5e4c balrog
    s->ldo[1] = 0x7e;
148 7e7c5e4c balrog
    s->ldo[2] = 0x00;
149 7e7c5e4c balrog
    s->ldo[3] = 0x00;        /* Depends on wiring */
150 7e7c5e4c balrog
    s->ldo[4] = 0x03;        /* Depends on wiring */
151 7e7c5e4c balrog
    s->ldo[5] = 0x00;
152 7e7c5e4c balrog
    s->ldo[6] = 0x00;
153 7e7c5e4c balrog
    s->ldo[7] = 0x00;
154 7e7c5e4c balrog
    s->sleep[0] = 0x00;
155 7e7c5e4c balrog
    s->sleep[1] = 0x00;
156 7e7c5e4c balrog
    s->osc = 0x01;
157 7e7c5e4c balrog
    s->detect = 0x09;
158 7e7c5e4c balrog
    s->mask = 0x0fff;
159 7e7c5e4c balrog
    s->status = 0;
160 7e7c5e4c balrog
    s->dir = 0x07;
161 7e7c5e4c balrog
    s->outputs = 0x00;
162 7e7c5e4c balrog
    s->bbsms = 0x00;
163 7e7c5e4c balrog
    s->pull[0] = 0x00;
164 7e7c5e4c balrog
    s->pull[1] = 0x00;
165 7e7c5e4c balrog
    s->pull[2] = 0x00;
166 7e7c5e4c balrog
    s->pull[3] = 0x00;
167 7e7c5e4c balrog
    s->mmc_ctrl[0] = 0x03;
168 7e7c5e4c balrog
    s->mmc_ctrl[1] = 0xc0;
169 7e7c5e4c balrog
    s->mmc_ctrl[2] = 0x00;
170 7e7c5e4c balrog
    s->mmc_debounce = 0x05;
171 7e7c5e4c balrog
172 7e7c5e4c balrog
    if (s->rtc.ctrl & 1)
173 7e7c5e4c balrog
        menelaus_rtc_stop(s);
174 7e7c5e4c balrog
    s->rtc.ctrl = 0x00;
175 7e7c5e4c balrog
    s->rtc.comp = 0x0000;
176 7e7c5e4c balrog
    s->rtc.next = 1000;
177 aec454d2 balrog
    s->rtc.sec_offset = 0;
178 aec454d2 balrog
    s->rtc.next_comp = 1800;
179 aec454d2 balrog
    s->rtc.alm_sec = 1800;
180 7e7c5e4c balrog
    s->rtc.alm.tm_sec = 0x00;
181 7e7c5e4c balrog
    s->rtc.alm.tm_min = 0x00;
182 7e7c5e4c balrog
    s->rtc.alm.tm_hour = 0x00;
183 7e7c5e4c balrog
    s->rtc.alm.tm_mday = 0x01;
184 7e7c5e4c balrog
    s->rtc.alm.tm_mon = 0x00;
185 7e7c5e4c balrog
    s->rtc.alm.tm_year = 2004;
186 7e7c5e4c balrog
    menelaus_update(s);
187 7e7c5e4c balrog
}
188 7e7c5e4c balrog
189 7e7c5e4c balrog
static inline uint8_t to_bcd(int val)
190 7e7c5e4c balrog
{
191 7e7c5e4c balrog
    return ((val / 10) << 4) | (val % 10);
192 7e7c5e4c balrog
}
193 7e7c5e4c balrog
194 7e7c5e4c balrog
static inline int from_bcd(uint8_t val)
195 7e7c5e4c balrog
{
196 7e7c5e4c balrog
    return ((val >> 4) * 10) + (val & 0x0f);
197 7e7c5e4c balrog
}
198 7e7c5e4c balrog
199 7e7c5e4c balrog
static void menelaus_gpio_set(void *opaque, int line, int level)
200 7e7c5e4c balrog
{
201 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) opaque;
202 7e7c5e4c balrog
203 7e7c5e4c balrog
    /* No interrupt generated */
204 7e7c5e4c balrog
    s->inputs &= ~(1 << line);
205 7e7c5e4c balrog
    s->inputs |= level << line;
206 7e7c5e4c balrog
}
207 7e7c5e4c balrog
208 7e7c5e4c balrog
static void menelaus_pwrbtn_set(void *opaque, int line, int level)
209 7e7c5e4c balrog
{
210 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) opaque;
211 7e7c5e4c balrog
212 7e7c5e4c balrog
    if (!s->pwrbtn_state && level) {
213 7e7c5e4c balrog
        s->status |= 1 << 11;                                        /* PSHBTN */
214 7e7c5e4c balrog
        menelaus_update(s);
215 7e7c5e4c balrog
    }
216 7e7c5e4c balrog
    s->pwrbtn_state = level;
217 7e7c5e4c balrog
}
218 7e7c5e4c balrog
219 7e7c5e4c balrog
#define MENELAUS_REV                0x01
220 7e7c5e4c balrog
#define MENELAUS_VCORE_CTRL1        0x02
221 7e7c5e4c balrog
#define MENELAUS_VCORE_CTRL2        0x03
222 7e7c5e4c balrog
#define MENELAUS_VCORE_CTRL3        0x04
223 7e7c5e4c balrog
#define MENELAUS_VCORE_CTRL4        0x05
224 7e7c5e4c balrog
#define MENELAUS_VCORE_CTRL5        0x06
225 7e7c5e4c balrog
#define MENELAUS_DCDC_CTRL1        0x07
226 7e7c5e4c balrog
#define MENELAUS_DCDC_CTRL2        0x08
227 7e7c5e4c balrog
#define MENELAUS_DCDC_CTRL3        0x09
228 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL1        0x0a
229 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL2        0x0b
230 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL3        0x0c
231 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL4        0x0d
232 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL5        0x0e
233 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL6        0x0f
234 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL7        0x10
235 7e7c5e4c balrog
#define MENELAUS_LDO_CTRL8        0x11
236 7e7c5e4c balrog
#define MENELAUS_SLEEP_CTRL1        0x12
237 7e7c5e4c balrog
#define MENELAUS_SLEEP_CTRL2        0x13
238 7e7c5e4c balrog
#define MENELAUS_DEVICE_OFF        0x14
239 7e7c5e4c balrog
#define MENELAUS_OSC_CTRL        0x15
240 7e7c5e4c balrog
#define MENELAUS_DETECT_CTRL        0x16
241 7e7c5e4c balrog
#define MENELAUS_INT_MASK1        0x17
242 7e7c5e4c balrog
#define MENELAUS_INT_MASK2        0x18
243 7e7c5e4c balrog
#define MENELAUS_INT_STATUS1        0x19
244 7e7c5e4c balrog
#define MENELAUS_INT_STATUS2        0x1a
245 7e7c5e4c balrog
#define MENELAUS_INT_ACK1        0x1b
246 7e7c5e4c balrog
#define MENELAUS_INT_ACK2        0x1c
247 7e7c5e4c balrog
#define MENELAUS_GPIO_CTRL        0x1d
248 7e7c5e4c balrog
#define MENELAUS_GPIO_IN        0x1e
249 7e7c5e4c balrog
#define MENELAUS_GPIO_OUT        0x1f
250 7e7c5e4c balrog
#define MENELAUS_BBSMS                0x20
251 7e7c5e4c balrog
#define MENELAUS_RTC_CTRL        0x21
252 7e7c5e4c balrog
#define MENELAUS_RTC_UPDATE        0x22
253 7e7c5e4c balrog
#define MENELAUS_RTC_SEC        0x23
254 7e7c5e4c balrog
#define MENELAUS_RTC_MIN        0x24
255 7e7c5e4c balrog
#define MENELAUS_RTC_HR                0x25
256 7e7c5e4c balrog
#define MENELAUS_RTC_DAY        0x26
257 7e7c5e4c balrog
#define MENELAUS_RTC_MON        0x27
258 7e7c5e4c balrog
#define MENELAUS_RTC_YR                0x28
259 7e7c5e4c balrog
#define MENELAUS_RTC_WKDAY        0x29
260 7e7c5e4c balrog
#define MENELAUS_RTC_AL_SEC        0x2a
261 7e7c5e4c balrog
#define MENELAUS_RTC_AL_MIN        0x2b
262 7e7c5e4c balrog
#define MENELAUS_RTC_AL_HR        0x2c
263 7e7c5e4c balrog
#define MENELAUS_RTC_AL_DAY        0x2d
264 7e7c5e4c balrog
#define MENELAUS_RTC_AL_MON        0x2e
265 7e7c5e4c balrog
#define MENELAUS_RTC_AL_YR        0x2f
266 7e7c5e4c balrog
#define MENELAUS_RTC_COMP_MSB        0x30
267 7e7c5e4c balrog
#define MENELAUS_RTC_COMP_LSB        0x31
268 7e7c5e4c balrog
#define MENELAUS_S1_PULL_EN        0x32
269 7e7c5e4c balrog
#define MENELAUS_S1_PULL_DIR        0x33
270 7e7c5e4c balrog
#define MENELAUS_S2_PULL_EN        0x34
271 7e7c5e4c balrog
#define MENELAUS_S2_PULL_DIR        0x35
272 7e7c5e4c balrog
#define MENELAUS_MCT_CTRL1        0x36
273 7e7c5e4c balrog
#define MENELAUS_MCT_CTRL2        0x37
274 7e7c5e4c balrog
#define MENELAUS_MCT_CTRL3        0x38
275 7e7c5e4c balrog
#define MENELAUS_MCT_PIN_ST        0x39
276 7e7c5e4c balrog
#define MENELAUS_DEBOUNCE1        0x3a
277 7e7c5e4c balrog
278 7e7c5e4c balrog
static uint8_t menelaus_read(void *opaque, uint8_t addr)
279 7e7c5e4c balrog
{
280 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) opaque;
281 7e7c5e4c balrog
    int reg = 0;
282 7e7c5e4c balrog
283 7e7c5e4c balrog
    switch (addr) {
284 7e7c5e4c balrog
    case MENELAUS_REV:
285 7e7c5e4c balrog
        return 0x22;
286 7e7c5e4c balrog
287 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL5: reg ++;
288 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL4: reg ++;
289 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL3: reg ++;
290 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL2: reg ++;
291 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL1:
292 7e7c5e4c balrog
        return s->vcore[reg];
293 7e7c5e4c balrog
294 7e7c5e4c balrog
    case MENELAUS_DCDC_CTRL3: reg ++;
295 7e7c5e4c balrog
    case MENELAUS_DCDC_CTRL2: reg ++;
296 7e7c5e4c balrog
    case MENELAUS_DCDC_CTRL1:
297 7e7c5e4c balrog
        return s->dcdc[reg];
298 7e7c5e4c balrog
299 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL8: reg ++;
300 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL7: reg ++;
301 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL6: reg ++;
302 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL5: reg ++;
303 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL4: reg ++;
304 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL3: reg ++;
305 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL2: reg ++;
306 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL1:
307 7e7c5e4c balrog
        return s->ldo[reg];
308 7e7c5e4c balrog
309 7e7c5e4c balrog
    case MENELAUS_SLEEP_CTRL2: reg ++;
310 7e7c5e4c balrog
    case MENELAUS_SLEEP_CTRL1:
311 7e7c5e4c balrog
        return s->sleep[reg];
312 7e7c5e4c balrog
313 7e7c5e4c balrog
    case MENELAUS_DEVICE_OFF:
314 7e7c5e4c balrog
        return 0;
315 7e7c5e4c balrog
316 7e7c5e4c balrog
    case MENELAUS_OSC_CTRL:
317 7e7c5e4c balrog
        return s->osc | (1 << 7);                        /* CLK32K_GOOD */
318 7e7c5e4c balrog
319 7e7c5e4c balrog
    case MENELAUS_DETECT_CTRL:
320 7e7c5e4c balrog
        return s->detect;
321 7e7c5e4c balrog
322 7e7c5e4c balrog
    case MENELAUS_INT_MASK1:
323 7e7c5e4c balrog
        return (s->mask >> 0) & 0xff;
324 7e7c5e4c balrog
    case MENELAUS_INT_MASK2:
325 7e7c5e4c balrog
        return (s->mask >> 8) & 0xff;
326 7e7c5e4c balrog
327 7e7c5e4c balrog
    case MENELAUS_INT_STATUS1:
328 7e7c5e4c balrog
        return (s->status >> 0) & 0xff;
329 7e7c5e4c balrog
    case MENELAUS_INT_STATUS2:
330 7e7c5e4c balrog
        return (s->status >> 8) & 0xff;
331 7e7c5e4c balrog
332 7e7c5e4c balrog
    case MENELAUS_INT_ACK1:
333 7e7c5e4c balrog
    case MENELAUS_INT_ACK2:
334 7e7c5e4c balrog
        return 0;
335 7e7c5e4c balrog
336 7e7c5e4c balrog
    case MENELAUS_GPIO_CTRL:
337 7e7c5e4c balrog
        return s->dir;
338 7e7c5e4c balrog
    case MENELAUS_GPIO_IN:
339 7e7c5e4c balrog
        return s->inputs | (~s->dir & s->outputs);
340 7e7c5e4c balrog
    case MENELAUS_GPIO_OUT:
341 7e7c5e4c balrog
        return s->outputs;
342 7e7c5e4c balrog
343 7e7c5e4c balrog
    case MENELAUS_BBSMS:
344 7e7c5e4c balrog
        return s->bbsms;
345 7e7c5e4c balrog
346 7e7c5e4c balrog
    case MENELAUS_RTC_CTRL:
347 7e7c5e4c balrog
        return s->rtc.ctrl;
348 7e7c5e4c balrog
    case MENELAUS_RTC_UPDATE:
349 7e7c5e4c balrog
        return 0x00;
350 7e7c5e4c balrog
    case MENELAUS_RTC_SEC:
351 7e7c5e4c balrog
        menelaus_rtc_update(s);
352 7e7c5e4c balrog
        return to_bcd(s->rtc.tm.tm_sec);
353 7e7c5e4c balrog
    case MENELAUS_RTC_MIN:
354 7e7c5e4c balrog
        menelaus_rtc_update(s);
355 7e7c5e4c balrog
        return to_bcd(s->rtc.tm.tm_min);
356 7e7c5e4c balrog
    case MENELAUS_RTC_HR:
357 7e7c5e4c balrog
        menelaus_rtc_update(s);
358 7e7c5e4c balrog
        if ((s->rtc.ctrl >> 2) & 1)                        /* MODE12_n24 */
359 7e7c5e4c balrog
            return to_bcd((s->rtc.tm.tm_hour % 12) + 1) |
360 7e7c5e4c balrog
                    (!!(s->rtc.tm.tm_hour >= 12) << 7);        /* PM_nAM */
361 7e7c5e4c balrog
        else
362 7e7c5e4c balrog
            return to_bcd(s->rtc.tm.tm_hour);
363 7e7c5e4c balrog
    case MENELAUS_RTC_DAY:
364 7e7c5e4c balrog
        menelaus_rtc_update(s);
365 7e7c5e4c balrog
        return to_bcd(s->rtc.tm.tm_mday);
366 7e7c5e4c balrog
    case MENELAUS_RTC_MON:
367 7e7c5e4c balrog
        menelaus_rtc_update(s);
368 7e7c5e4c balrog
        return to_bcd(s->rtc.tm.tm_mon + 1);
369 7e7c5e4c balrog
    case MENELAUS_RTC_YR:
370 7e7c5e4c balrog
        menelaus_rtc_update(s);
371 7e7c5e4c balrog
        return to_bcd(s->rtc.tm.tm_year - 2000);
372 7e7c5e4c balrog
    case MENELAUS_RTC_WKDAY:
373 7e7c5e4c balrog
        menelaus_rtc_update(s);
374 7e7c5e4c balrog
        return to_bcd(s->rtc.tm.tm_wday);
375 7e7c5e4c balrog
    case MENELAUS_RTC_AL_SEC:
376 7e7c5e4c balrog
        return to_bcd(s->rtc.alm.tm_sec);
377 7e7c5e4c balrog
    case MENELAUS_RTC_AL_MIN:
378 7e7c5e4c balrog
        return to_bcd(s->rtc.alm.tm_min);
379 7e7c5e4c balrog
    case MENELAUS_RTC_AL_HR:
380 7e7c5e4c balrog
        if ((s->rtc.ctrl >> 2) & 1)                        /* MODE12_n24 */
381 7e7c5e4c balrog
            return to_bcd((s->rtc.alm.tm_hour % 12) + 1) |
382 7e7c5e4c balrog
                    (!!(s->rtc.alm.tm_hour >= 12) << 7);/* AL_PM_nAM */
383 7e7c5e4c balrog
        else
384 7e7c5e4c balrog
            return to_bcd(s->rtc.alm.tm_hour);
385 7e7c5e4c balrog
    case MENELAUS_RTC_AL_DAY:
386 7e7c5e4c balrog
        return to_bcd(s->rtc.alm.tm_mday);
387 7e7c5e4c balrog
    case MENELAUS_RTC_AL_MON:
388 7e7c5e4c balrog
        return to_bcd(s->rtc.alm.tm_mon + 1);
389 7e7c5e4c balrog
    case MENELAUS_RTC_AL_YR:
390 7e7c5e4c balrog
        return to_bcd(s->rtc.alm.tm_year - 2000);
391 7e7c5e4c balrog
    case MENELAUS_RTC_COMP_MSB:
392 7e7c5e4c balrog
        return (s->rtc.comp >> 8) & 0xff;
393 7e7c5e4c balrog
    case MENELAUS_RTC_COMP_LSB:
394 7e7c5e4c balrog
        return (s->rtc.comp >> 0) & 0xff;
395 7e7c5e4c balrog
396 7e7c5e4c balrog
    case MENELAUS_S1_PULL_EN:
397 7e7c5e4c balrog
        return s->pull[0];
398 7e7c5e4c balrog
    case MENELAUS_S1_PULL_DIR:
399 7e7c5e4c balrog
        return s->pull[1];
400 7e7c5e4c balrog
    case MENELAUS_S2_PULL_EN:
401 7e7c5e4c balrog
        return s->pull[2];
402 7e7c5e4c balrog
    case MENELAUS_S2_PULL_DIR:
403 7e7c5e4c balrog
        return s->pull[3];
404 7e7c5e4c balrog
405 7e7c5e4c balrog
    case MENELAUS_MCT_CTRL3: reg ++;
406 7e7c5e4c balrog
    case MENELAUS_MCT_CTRL2: reg ++;
407 7e7c5e4c balrog
    case MENELAUS_MCT_CTRL1:
408 7e7c5e4c balrog
        return s->mmc_ctrl[reg];
409 7e7c5e4c balrog
    case MENELAUS_MCT_PIN_ST:
410 7e7c5e4c balrog
        /* TODO: return the real Card Detect */
411 7e7c5e4c balrog
        return 0;
412 7e7c5e4c balrog
    case MENELAUS_DEBOUNCE1:
413 7e7c5e4c balrog
        return s->mmc_debounce;
414 7e7c5e4c balrog
415 7e7c5e4c balrog
    default:
416 7e7c5e4c balrog
#ifdef VERBOSE
417 7e7c5e4c balrog
        printf("%s: unknown register %02x\n", __FUNCTION__, addr);
418 7e7c5e4c balrog
#endif
419 7e7c5e4c balrog
        break;
420 7e7c5e4c balrog
    }
421 7e7c5e4c balrog
    return 0;
422 7e7c5e4c balrog
}
423 7e7c5e4c balrog
424 7e7c5e4c balrog
static void menelaus_write(void *opaque, uint8_t addr, uint8_t value)
425 7e7c5e4c balrog
{
426 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) opaque;
427 7e7c5e4c balrog
    int line;
428 7e7c5e4c balrog
    int reg = 0;
429 7e7c5e4c balrog
    struct tm tm;
430 7e7c5e4c balrog
431 7e7c5e4c balrog
    switch (addr) {
432 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL1:
433 7e7c5e4c balrog
        s->vcore[0] = (value & 0xe) | MIN(value & 0x1f, 0x12);
434 7e7c5e4c balrog
        break;
435 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL2:
436 7e7c5e4c balrog
        s->vcore[1] = value;
437 7e7c5e4c balrog
        break;
438 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL3:
439 7e7c5e4c balrog
        s->vcore[2] = MIN(value & 0x1f, 0x12);
440 7e7c5e4c balrog
        break;
441 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL4:
442 7e7c5e4c balrog
        s->vcore[3] = MIN(value & 0x1f, 0x12);
443 7e7c5e4c balrog
        break;
444 7e7c5e4c balrog
    case MENELAUS_VCORE_CTRL5:
445 7e7c5e4c balrog
        s->vcore[4] = value & 3;
446 7e7c5e4c balrog
        /* XXX
447 7e7c5e4c balrog
         * auto set to 3 on M_Active, nRESWARM
448 7e7c5e4c balrog
         * auto set to 0 on M_WaitOn, M_Backup
449 7e7c5e4c balrog
         */
450 7e7c5e4c balrog
        break;
451 7e7c5e4c balrog
452 7e7c5e4c balrog
    case MENELAUS_DCDC_CTRL1:
453 7e7c5e4c balrog
        s->dcdc[0] = value & 0x3f;
454 7e7c5e4c balrog
        break;
455 7e7c5e4c balrog
    case MENELAUS_DCDC_CTRL2:
456 7e7c5e4c balrog
        s->dcdc[1] = value & 0x07;
457 7e7c5e4c balrog
        /* XXX
458 7e7c5e4c balrog
         * auto set to 3 on M_Active, nRESWARM
459 7e7c5e4c balrog
         * auto set to 0 on M_WaitOn, M_Backup
460 7e7c5e4c balrog
         */
461 7e7c5e4c balrog
        break;
462 7e7c5e4c balrog
    case MENELAUS_DCDC_CTRL3:
463 7e7c5e4c balrog
        s->dcdc[2] = value & 0x07;
464 7e7c5e4c balrog
        break;
465 7e7c5e4c balrog
466 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL1:
467 7e7c5e4c balrog
        s->ldo[0] = value;
468 7e7c5e4c balrog
        break;
469 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL2:
470 7e7c5e4c balrog
        s->ldo[1] = value & 0x7f;
471 7e7c5e4c balrog
        /* XXX
472 7e7c5e4c balrog
         * auto set to 0x7e on M_WaitOn, M_Backup
473 7e7c5e4c balrog
         */
474 7e7c5e4c balrog
        break;
475 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL3:
476 7e7c5e4c balrog
        s->ldo[2] = value & 3;
477 7e7c5e4c balrog
        /* XXX
478 7e7c5e4c balrog
         * auto set to 3 on M_Active, nRESWARM
479 7e7c5e4c balrog
         * auto set to 0 on M_WaitOn, M_Backup
480 7e7c5e4c balrog
         */
481 7e7c5e4c balrog
        break;
482 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL4:
483 7e7c5e4c balrog
        s->ldo[3] = value & 3;
484 7e7c5e4c balrog
        /* XXX
485 7e7c5e4c balrog
         * auto set to 3 on M_Active, nRESWARM
486 7e7c5e4c balrog
         * auto set to 0 on M_WaitOn, M_Backup
487 7e7c5e4c balrog
         */
488 7e7c5e4c balrog
        break;
489 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL5:
490 7e7c5e4c balrog
        s->ldo[4] = value & 3;
491 7e7c5e4c balrog
        /* XXX
492 7e7c5e4c balrog
         * auto set to 3 on M_Active, nRESWARM
493 7e7c5e4c balrog
         * auto set to 0 on M_WaitOn, M_Backup
494 7e7c5e4c balrog
         */
495 7e7c5e4c balrog
        break;
496 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL6:
497 7e7c5e4c balrog
        s->ldo[5] = value & 3;
498 7e7c5e4c balrog
        break;
499 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL7:
500 7e7c5e4c balrog
        s->ldo[6] = value & 3;
501 7e7c5e4c balrog
        break;
502 7e7c5e4c balrog
    case MENELAUS_LDO_CTRL8:
503 7e7c5e4c balrog
        s->ldo[7] = value & 3;
504 7e7c5e4c balrog
        break;
505 7e7c5e4c balrog
506 7e7c5e4c balrog
    case MENELAUS_SLEEP_CTRL2: reg ++;
507 7e7c5e4c balrog
    case MENELAUS_SLEEP_CTRL1:
508 7e7c5e4c balrog
        s->sleep[reg] = value;
509 7e7c5e4c balrog
        break;
510 7e7c5e4c balrog
511 7e7c5e4c balrog
    case MENELAUS_DEVICE_OFF:
512 7e7c5e4c balrog
        if (value & 1)
513 7e7c5e4c balrog
            menelaus_reset(&s->i2c);
514 7e7c5e4c balrog
        break;
515 7e7c5e4c balrog
516 7e7c5e4c balrog
    case MENELAUS_OSC_CTRL:
517 7e7c5e4c balrog
        s->osc = value & 7;
518 7e7c5e4c balrog
        break;
519 7e7c5e4c balrog
520 7e7c5e4c balrog
    case MENELAUS_DETECT_CTRL:
521 7e7c5e4c balrog
        s->detect = value & 0x7f;
522 7e7c5e4c balrog
        break;
523 7e7c5e4c balrog
524 7e7c5e4c balrog
    case MENELAUS_INT_MASK1:
525 7e7c5e4c balrog
        s->mask &= 0xf00;
526 7e7c5e4c balrog
        s->mask |= value << 0;
527 7e7c5e4c balrog
        menelaus_update(s);
528 7e7c5e4c balrog
        break;
529 7e7c5e4c balrog
    case MENELAUS_INT_MASK2:
530 7e7c5e4c balrog
        s->mask &= 0x0ff;
531 7e7c5e4c balrog
        s->mask |= value << 8;
532 7e7c5e4c balrog
        menelaus_update(s);
533 7e7c5e4c balrog
        break;
534 7e7c5e4c balrog
535 7e7c5e4c balrog
    case MENELAUS_INT_ACK1:
536 7e7c5e4c balrog
        s->status &= ~(((uint16_t) value) << 0);
537 7e7c5e4c balrog
        menelaus_update(s);
538 7e7c5e4c balrog
        break;
539 7e7c5e4c balrog
    case MENELAUS_INT_ACK2:
540 7e7c5e4c balrog
        s->status &= ~(((uint16_t) value) << 8);
541 7e7c5e4c balrog
        menelaus_update(s);
542 7e7c5e4c balrog
        break;
543 7e7c5e4c balrog
544 7e7c5e4c balrog
    case MENELAUS_GPIO_CTRL:
545 7e7c5e4c balrog
        for (line = 0; line < 3; line ++)
546 7e7c5e4c balrog
            if (((s->dir ^ value) >> line) & 1)
547 7e7c5e4c balrog
                if (s->handler[line])
548 7e7c5e4c balrog
                    qemu_set_irq(s->handler[line],
549 7e7c5e4c balrog
                                    ((s->outputs & ~s->dir) >> line) & 1);
550 7e7c5e4c balrog
        s->dir = value & 0x67;
551 7e7c5e4c balrog
        break;
552 7e7c5e4c balrog
    case MENELAUS_GPIO_OUT:
553 7e7c5e4c balrog
        for (line = 0; line < 3; line ++)
554 7e7c5e4c balrog
            if ((((s->outputs ^ value) & ~s->dir) >> line) & 1)
555 7e7c5e4c balrog
                if (s->handler[line])
556 7e7c5e4c balrog
                    qemu_set_irq(s->handler[line], (s->outputs >> line) & 1);
557 7e7c5e4c balrog
        s->outputs = value & 0x07;
558 7e7c5e4c balrog
        break;
559 7e7c5e4c balrog
560 7e7c5e4c balrog
    case MENELAUS_BBSMS:
561 7e7c5e4c balrog
        s->bbsms = 0x0d;
562 7e7c5e4c balrog
        break;
563 7e7c5e4c balrog
564 7e7c5e4c balrog
    case MENELAUS_RTC_CTRL:
565 7e7c5e4c balrog
        if ((s->rtc.ctrl ^ value) & 1) {                        /* RTC_EN */
566 7e7c5e4c balrog
            if (value & 1)
567 7e7c5e4c balrog
                menelaus_rtc_start(s);
568 7e7c5e4c balrog
            else
569 7e7c5e4c balrog
                menelaus_rtc_stop(s);
570 7e7c5e4c balrog
        }
571 7e7c5e4c balrog
        s->rtc.ctrl = value & 0x1f;
572 7e7c5e4c balrog
        menelaus_alm_update(s);
573 7e7c5e4c balrog
        break;
574 7e7c5e4c balrog
    case MENELAUS_RTC_UPDATE:
575 7e7c5e4c balrog
        menelaus_rtc_update(s);
576 7e7c5e4c balrog
        memcpy(&tm, &s->rtc.tm, sizeof(tm));
577 7e7c5e4c balrog
        switch (value & 0xf) {
578 7e7c5e4c balrog
        case 0:
579 7e7c5e4c balrog
            break;
580 7e7c5e4c balrog
        case 1:
581 7e7c5e4c balrog
            tm.tm_sec = s->rtc.new.tm_sec;
582 7e7c5e4c balrog
            break;
583 7e7c5e4c balrog
        case 2:
584 7e7c5e4c balrog
            tm.tm_min = s->rtc.new.tm_min;
585 7e7c5e4c balrog
            break;
586 7e7c5e4c balrog
        case 3:
587 7e7c5e4c balrog
            if (s->rtc.new.tm_hour > 23)
588 7e7c5e4c balrog
                goto rtc_badness;
589 7e7c5e4c balrog
            tm.tm_hour = s->rtc.new.tm_hour;
590 7e7c5e4c balrog
            break;
591 7e7c5e4c balrog
        case 4:
592 7e7c5e4c balrog
            if (s->rtc.new.tm_mday < 1)
593 7e7c5e4c balrog
                goto rtc_badness;
594 7e7c5e4c balrog
            /* TODO check range */
595 7e7c5e4c balrog
            tm.tm_mday = s->rtc.new.tm_mday;
596 7e7c5e4c balrog
            break;
597 7e7c5e4c balrog
        case 5:
598 7e7c5e4c balrog
            if (s->rtc.new.tm_mon < 0 || s->rtc.new.tm_mon > 11)
599 7e7c5e4c balrog
                goto rtc_badness;
600 7e7c5e4c balrog
            tm.tm_mon = s->rtc.new.tm_mon;
601 7e7c5e4c balrog
            break;
602 7e7c5e4c balrog
        case 6:
603 7e7c5e4c balrog
            tm.tm_year = s->rtc.new.tm_year;
604 7e7c5e4c balrog
            break;
605 7e7c5e4c balrog
        case 7:
606 7e7c5e4c balrog
            /* TODO set .tm_mday instead */
607 7e7c5e4c balrog
            tm.tm_wday = s->rtc.new.tm_wday;
608 7e7c5e4c balrog
            break;
609 7e7c5e4c balrog
        case 8:
610 7e7c5e4c balrog
            if (s->rtc.new.tm_hour > 23)
611 7e7c5e4c balrog
                goto rtc_badness;
612 7e7c5e4c balrog
            if (s->rtc.new.tm_mday < 1)
613 7e7c5e4c balrog
                goto rtc_badness;
614 7e7c5e4c balrog
            if (s->rtc.new.tm_mon < 0 || s->rtc.new.tm_mon > 11)
615 7e7c5e4c balrog
                goto rtc_badness;
616 7e7c5e4c balrog
            tm.tm_sec = s->rtc.new.tm_sec;
617 7e7c5e4c balrog
            tm.tm_min = s->rtc.new.tm_min;
618 7e7c5e4c balrog
            tm.tm_hour = s->rtc.new.tm_hour;
619 7e7c5e4c balrog
            tm.tm_mday = s->rtc.new.tm_mday;
620 7e7c5e4c balrog
            tm.tm_mon = s->rtc.new.tm_mon;
621 7e7c5e4c balrog
            tm.tm_year = s->rtc.new.tm_year;
622 7e7c5e4c balrog
            break;
623 7e7c5e4c balrog
        rtc_badness:
624 7e7c5e4c balrog
        default:
625 7e7c5e4c balrog
            fprintf(stderr, "%s: bad RTC_UPDATE value %02x\n",
626 7e7c5e4c balrog
                            __FUNCTION__, value);
627 7e7c5e4c balrog
            s->status |= 1 << 10;                                /* RTCERR */
628 7e7c5e4c balrog
            menelaus_update(s);
629 7e7c5e4c balrog
        }
630 aec454d2 balrog
        s->rtc.sec_offset = qemu_timedate_diff(&tm);
631 7e7c5e4c balrog
        break;
632 7e7c5e4c balrog
    case MENELAUS_RTC_SEC:
633 7e7c5e4c balrog
        s->rtc.tm.tm_sec = from_bcd(value & 0x7f);
634 7e7c5e4c balrog
        break;
635 7e7c5e4c balrog
    case MENELAUS_RTC_MIN:
636 7e7c5e4c balrog
        s->rtc.tm.tm_min = from_bcd(value & 0x7f);
637 7e7c5e4c balrog
        break;
638 7e7c5e4c balrog
    case MENELAUS_RTC_HR:
639 7e7c5e4c balrog
        s->rtc.tm.tm_hour = (s->rtc.ctrl & (1 << 2)) ?        /* MODE12_n24 */
640 7e7c5e4c balrog
                MIN(from_bcd(value & 0x3f), 12) + ((value >> 7) ? 11 : -1) :
641 7e7c5e4c balrog
                from_bcd(value & 0x3f);
642 7e7c5e4c balrog
        break;
643 7e7c5e4c balrog
    case MENELAUS_RTC_DAY:
644 7e7c5e4c balrog
        s->rtc.tm.tm_mday = from_bcd(value);
645 7e7c5e4c balrog
        break;
646 7e7c5e4c balrog
    case MENELAUS_RTC_MON:
647 7e7c5e4c balrog
        s->rtc.tm.tm_mon = MAX(1, from_bcd(value)) - 1;
648 7e7c5e4c balrog
        break;
649 7e7c5e4c balrog
    case MENELAUS_RTC_YR:
650 7e7c5e4c balrog
        s->rtc.tm.tm_year = 2000 + from_bcd(value);
651 7e7c5e4c balrog
        break;
652 7e7c5e4c balrog
    case MENELAUS_RTC_WKDAY:
653 7e7c5e4c balrog
        s->rtc.tm.tm_mday = from_bcd(value);
654 7e7c5e4c balrog
        break;
655 7e7c5e4c balrog
    case MENELAUS_RTC_AL_SEC:
656 7e7c5e4c balrog
        s->rtc.alm.tm_sec = from_bcd(value & 0x7f);
657 7e7c5e4c balrog
        menelaus_alm_update(s);
658 7e7c5e4c balrog
        break;
659 7e7c5e4c balrog
    case MENELAUS_RTC_AL_MIN:
660 7e7c5e4c balrog
        s->rtc.alm.tm_min = from_bcd(value & 0x7f);
661 7e7c5e4c balrog
        menelaus_alm_update(s);
662 7e7c5e4c balrog
        break;
663 7e7c5e4c balrog
    case MENELAUS_RTC_AL_HR:
664 7e7c5e4c balrog
        s->rtc.alm.tm_hour = (s->rtc.ctrl & (1 << 2)) ?        /* MODE12_n24 */
665 7e7c5e4c balrog
                MIN(from_bcd(value & 0x3f), 12) + ((value >> 7) ? 11 : -1) :
666 7e7c5e4c balrog
                from_bcd(value & 0x3f);
667 7e7c5e4c balrog
        menelaus_alm_update(s);
668 7e7c5e4c balrog
        break;
669 7e7c5e4c balrog
    case MENELAUS_RTC_AL_DAY:
670 7e7c5e4c balrog
        s->rtc.alm.tm_mday = from_bcd(value);
671 7e7c5e4c balrog
        menelaus_alm_update(s);
672 7e7c5e4c balrog
        break;
673 7e7c5e4c balrog
    case MENELAUS_RTC_AL_MON:
674 7e7c5e4c balrog
        s->rtc.alm.tm_mon = MAX(1, from_bcd(value)) - 1;
675 7e7c5e4c balrog
        menelaus_alm_update(s);
676 7e7c5e4c balrog
        break;
677 7e7c5e4c balrog
    case MENELAUS_RTC_AL_YR:
678 7e7c5e4c balrog
        s->rtc.alm.tm_year = 2000 + from_bcd(value);
679 7e7c5e4c balrog
        menelaus_alm_update(s);
680 7e7c5e4c balrog
        break;
681 7e7c5e4c balrog
    case MENELAUS_RTC_COMP_MSB:
682 7e7c5e4c balrog
        s->rtc.comp &= 0xff;
683 7e7c5e4c balrog
        s->rtc.comp |= value << 8;
684 7e7c5e4c balrog
        break;
685 7e7c5e4c balrog
    case MENELAUS_RTC_COMP_LSB:
686 7e7c5e4c balrog
        s->rtc.comp &= 0xff << 8;
687 7e7c5e4c balrog
        s->rtc.comp |= value;
688 7e7c5e4c balrog
        break;
689 7e7c5e4c balrog
690 7e7c5e4c balrog
    case MENELAUS_S1_PULL_EN:
691 7e7c5e4c balrog
        s->pull[0] = value;
692 7e7c5e4c balrog
        break;
693 7e7c5e4c balrog
    case MENELAUS_S1_PULL_DIR:
694 7e7c5e4c balrog
        s->pull[1] = value & 0x1f;
695 7e7c5e4c balrog
        break;
696 7e7c5e4c balrog
    case MENELAUS_S2_PULL_EN:
697 7e7c5e4c balrog
        s->pull[2] = value;
698 7e7c5e4c balrog
        break;
699 7e7c5e4c balrog
    case MENELAUS_S2_PULL_DIR:
700 7e7c5e4c balrog
        s->pull[3] = value & 0x1f;
701 7e7c5e4c balrog
        break;
702 7e7c5e4c balrog
703 7e7c5e4c balrog
    case MENELAUS_MCT_CTRL1:
704 7e7c5e4c balrog
        s->mmc_ctrl[0] = value & 0x7f;
705 7e7c5e4c balrog
        break;
706 7e7c5e4c balrog
    case MENELAUS_MCT_CTRL2:
707 7e7c5e4c balrog
        s->mmc_ctrl[1] = value;
708 7e7c5e4c balrog
        /* TODO update Card Detect interrupts */
709 7e7c5e4c balrog
        break;
710 7e7c5e4c balrog
    case MENELAUS_MCT_CTRL3:
711 7e7c5e4c balrog
        s->mmc_ctrl[2] = value & 0xf;
712 7e7c5e4c balrog
        break;
713 7e7c5e4c balrog
    case MENELAUS_DEBOUNCE1:
714 7e7c5e4c balrog
        s->mmc_debounce = value & 0x3f;
715 7e7c5e4c balrog
        break;
716 7e7c5e4c balrog
717 7e7c5e4c balrog
    default:
718 7e7c5e4c balrog
#ifdef VERBOSE
719 7e7c5e4c balrog
        printf("%s: unknown register %02x\n", __FUNCTION__, addr);
720 7e7c5e4c balrog
#endif
721 7e7c5e4c balrog
    }
722 7e7c5e4c balrog
}
723 7e7c5e4c balrog
724 7e7c5e4c balrog
static void menelaus_event(i2c_slave *i2c, enum i2c_event event)
725 7e7c5e4c balrog
{
726 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) i2c;
727 7e7c5e4c balrog
728 7e7c5e4c balrog
    if (event == I2C_START_SEND)
729 7e7c5e4c balrog
        s->firstbyte = 1;
730 7e7c5e4c balrog
}
731 7e7c5e4c balrog
732 7e7c5e4c balrog
static int menelaus_tx(i2c_slave *i2c, uint8_t data)
733 7e7c5e4c balrog
{
734 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) i2c;
735 7e7c5e4c balrog
    /* Interpret register address byte */
736 7e7c5e4c balrog
    if (s->firstbyte) {
737 7e7c5e4c balrog
        s->reg = data;
738 7e7c5e4c balrog
        s->firstbyte = 0;
739 7e7c5e4c balrog
    } else
740 7e7c5e4c balrog
        menelaus_write(s, s->reg ++, data);
741 7e7c5e4c balrog
742 7e7c5e4c balrog
    return 0;
743 7e7c5e4c balrog
}
744 7e7c5e4c balrog
745 7e7c5e4c balrog
static int menelaus_rx(i2c_slave *i2c)
746 7e7c5e4c balrog
{
747 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) i2c;
748 7e7c5e4c balrog
749 7e7c5e4c balrog
    return menelaus_read(s, s->reg ++);
750 7e7c5e4c balrog
}
751 7e7c5e4c balrog
752 7e7c5e4c balrog
static void tm_put(QEMUFile *f, struct tm *tm) {
753 7e7c5e4c balrog
    qemu_put_be16(f, tm->tm_sec);
754 7e7c5e4c balrog
    qemu_put_be16(f, tm->tm_min);
755 7e7c5e4c balrog
    qemu_put_be16(f, tm->tm_hour);
756 7e7c5e4c balrog
    qemu_put_be16(f, tm->tm_mday);
757 7e7c5e4c balrog
    qemu_put_be16(f, tm->tm_min);
758 7e7c5e4c balrog
    qemu_put_be16(f, tm->tm_year);
759 7e7c5e4c balrog
}
760 7e7c5e4c balrog
761 7e7c5e4c balrog
static void tm_get(QEMUFile *f, struct tm *tm) {
762 7e7c5e4c balrog
    tm->tm_sec = qemu_get_be16(f);
763 7e7c5e4c balrog
    tm->tm_min = qemu_get_be16(f);
764 7e7c5e4c balrog
    tm->tm_hour = qemu_get_be16(f);
765 7e7c5e4c balrog
    tm->tm_mday = qemu_get_be16(f);
766 7e7c5e4c balrog
    tm->tm_min = qemu_get_be16(f);
767 7e7c5e4c balrog
    tm->tm_year = qemu_get_be16(f);
768 7e7c5e4c balrog
}
769 7e7c5e4c balrog
770 7e7c5e4c balrog
static void menelaus_save(QEMUFile *f, void *opaque)
771 7e7c5e4c balrog
{
772 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) opaque;
773 7e7c5e4c balrog
774 7e7c5e4c balrog
    qemu_put_be32(f, s->firstbyte);
775 7e7c5e4c balrog
    qemu_put_8s(f, &s->reg);
776 7e7c5e4c balrog
777 7e7c5e4c balrog
    qemu_put_8s(f, &s->vcore[0]);
778 7e7c5e4c balrog
    qemu_put_8s(f, &s->vcore[1]);
779 7e7c5e4c balrog
    qemu_put_8s(f, &s->vcore[2]);
780 7e7c5e4c balrog
    qemu_put_8s(f, &s->vcore[3]);
781 7e7c5e4c balrog
    qemu_put_8s(f, &s->vcore[4]);
782 7e7c5e4c balrog
    qemu_put_8s(f, &s->dcdc[3]);
783 7e7c5e4c balrog
    qemu_put_8s(f, &s->dcdc[3]);
784 7e7c5e4c balrog
    qemu_put_8s(f, &s->dcdc[3]);
785 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[0]);
786 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[1]);
787 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[2]);
788 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[3]);
789 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[4]);
790 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[5]);
791 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[6]);
792 7e7c5e4c balrog
    qemu_put_8s(f, &s->ldo[7]);
793 7e7c5e4c balrog
    qemu_put_8s(f, &s->sleep[0]);
794 7e7c5e4c balrog
    qemu_put_8s(f, &s->sleep[1]);
795 7e7c5e4c balrog
    qemu_put_8s(f, &s->osc);
796 7e7c5e4c balrog
    qemu_put_8s(f, &s->detect);
797 7e7c5e4c balrog
    qemu_put_be16s(f, &s->mask);
798 7e7c5e4c balrog
    qemu_put_be16s(f, &s->status);
799 7e7c5e4c balrog
    qemu_put_8s(f, &s->dir);
800 7e7c5e4c balrog
    qemu_put_8s(f, &s->inputs);
801 7e7c5e4c balrog
    qemu_put_8s(f, &s->outputs);
802 7e7c5e4c balrog
    qemu_put_8s(f, &s->bbsms);
803 7e7c5e4c balrog
    qemu_put_8s(f, &s->pull[0]);
804 7e7c5e4c balrog
    qemu_put_8s(f, &s->pull[1]);
805 7e7c5e4c balrog
    qemu_put_8s(f, &s->pull[2]);
806 7e7c5e4c balrog
    qemu_put_8s(f, &s->pull[3]);
807 7e7c5e4c balrog
    qemu_put_8s(f, &s->mmc_ctrl[0]);
808 7e7c5e4c balrog
    qemu_put_8s(f, &s->mmc_ctrl[1]);
809 7e7c5e4c balrog
    qemu_put_8s(f, &s->mmc_ctrl[2]);
810 7e7c5e4c balrog
    qemu_put_8s(f, &s->mmc_debounce);
811 7e7c5e4c balrog
    qemu_put_8s(f, &s->rtc.ctrl);
812 7e7c5e4c balrog
    qemu_put_be16s(f, &s->rtc.comp);
813 7e7c5e4c balrog
    /* Should be <= 1000 */
814 7e7c5e4c balrog
    qemu_put_be16(f, s->rtc.next - qemu_get_clock(rt_clock));
815 7e7c5e4c balrog
    tm_put(f, &s->rtc.new);
816 7e7c5e4c balrog
    tm_put(f, &s->rtc.alm);
817 7e7c5e4c balrog
    qemu_put_byte(f, s->pwrbtn_state);
818 7e7c5e4c balrog
819 7e7c5e4c balrog
    i2c_slave_save(f, &s->i2c);
820 7e7c5e4c balrog
}
821 7e7c5e4c balrog
822 7e7c5e4c balrog
static int menelaus_load(QEMUFile *f, void *opaque, int version_id)
823 7e7c5e4c balrog
{
824 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) opaque;
825 7e7c5e4c balrog
826 7e7c5e4c balrog
    s->firstbyte = qemu_get_be32(f);
827 7e7c5e4c balrog
    qemu_get_8s(f, &s->reg);
828 7e7c5e4c balrog
829 7e7c5e4c balrog
    if (s->rtc.ctrl & 1)                                        /* RTC_EN */
830 7e7c5e4c balrog
        menelaus_rtc_stop(s);
831 7e7c5e4c balrog
    qemu_get_8s(f, &s->vcore[0]);
832 7e7c5e4c balrog
    qemu_get_8s(f, &s->vcore[1]);
833 7e7c5e4c balrog
    qemu_get_8s(f, &s->vcore[2]);
834 7e7c5e4c balrog
    qemu_get_8s(f, &s->vcore[3]);
835 7e7c5e4c balrog
    qemu_get_8s(f, &s->vcore[4]);
836 7e7c5e4c balrog
    qemu_get_8s(f, &s->dcdc[3]);
837 7e7c5e4c balrog
    qemu_get_8s(f, &s->dcdc[3]);
838 7e7c5e4c balrog
    qemu_get_8s(f, &s->dcdc[3]);
839 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[0]);
840 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[1]);
841 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[2]);
842 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[3]);
843 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[4]);
844 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[5]);
845 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[6]);
846 7e7c5e4c balrog
    qemu_get_8s(f, &s->ldo[7]);
847 7e7c5e4c balrog
    qemu_get_8s(f, &s->sleep[0]);
848 7e7c5e4c balrog
    qemu_get_8s(f, &s->sleep[1]);
849 7e7c5e4c balrog
    qemu_get_8s(f, &s->osc);
850 7e7c5e4c balrog
    qemu_get_8s(f, &s->detect);
851 7e7c5e4c balrog
    qemu_get_be16s(f, &s->mask);
852 7e7c5e4c balrog
    qemu_get_be16s(f, &s->status);
853 7e7c5e4c balrog
    qemu_get_8s(f, &s->dir);
854 7e7c5e4c balrog
    qemu_get_8s(f, &s->inputs);
855 7e7c5e4c balrog
    qemu_get_8s(f, &s->outputs);
856 7e7c5e4c balrog
    qemu_get_8s(f, &s->bbsms);
857 7e7c5e4c balrog
    qemu_get_8s(f, &s->pull[0]);
858 7e7c5e4c balrog
    qemu_get_8s(f, &s->pull[1]);
859 7e7c5e4c balrog
    qemu_get_8s(f, &s->pull[2]);
860 7e7c5e4c balrog
    qemu_get_8s(f, &s->pull[3]);
861 7e7c5e4c balrog
    qemu_get_8s(f, &s->mmc_ctrl[0]);
862 7e7c5e4c balrog
    qemu_get_8s(f, &s->mmc_ctrl[1]);
863 7e7c5e4c balrog
    qemu_get_8s(f, &s->mmc_ctrl[2]);
864 7e7c5e4c balrog
    qemu_get_8s(f, &s->mmc_debounce);
865 7e7c5e4c balrog
    qemu_get_8s(f, &s->rtc.ctrl);
866 7e7c5e4c balrog
    qemu_get_be16s(f, &s->rtc.comp);
867 7e7c5e4c balrog
    s->rtc.next = qemu_get_be16(f);
868 7e7c5e4c balrog
    tm_get(f, &s->rtc.new);
869 7e7c5e4c balrog
    tm_get(f, &s->rtc.alm);
870 7e7c5e4c balrog
    s->pwrbtn_state = qemu_get_byte(f);
871 7e7c5e4c balrog
    menelaus_alm_update(s);
872 7e7c5e4c balrog
    menelaus_update(s);
873 7e7c5e4c balrog
    if (s->rtc.ctrl & 1)                                        /* RTC_EN */
874 7e7c5e4c balrog
        menelaus_rtc_start(s);
875 7e7c5e4c balrog
876 7e7c5e4c balrog
    i2c_slave_load(f, &s->i2c);
877 7e7c5e4c balrog
    return 0;
878 7e7c5e4c balrog
}
879 7e7c5e4c balrog
880 7e7c5e4c balrog
static int menelaus_iid = 0;
881 7e7c5e4c balrog
882 7e7c5e4c balrog
i2c_slave *twl92230_init(i2c_bus *bus, qemu_irq irq)
883 7e7c5e4c balrog
{
884 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *)
885 7e7c5e4c balrog
            i2c_slave_init(bus, 0, sizeof(struct menelaus_s));
886 7e7c5e4c balrog
887 7e7c5e4c balrog
    s->i2c.event = menelaus_event;
888 7e7c5e4c balrog
    s->i2c.recv = menelaus_rx;
889 7e7c5e4c balrog
    s->i2c.send = menelaus_tx;
890 7e7c5e4c balrog
891 7e7c5e4c balrog
    s->irq = irq;
892 7e7c5e4c balrog
    s->rtc.hz = qemu_new_timer(rt_clock, menelaus_rtc_hz, s);
893 7e7c5e4c balrog
    s->in = qemu_allocate_irqs(menelaus_gpio_set, s, 3);
894 7e7c5e4c balrog
    s->pwrbtn = qemu_allocate_irqs(menelaus_pwrbtn_set, s, 1)[0];
895 7e7c5e4c balrog
896 7e7c5e4c balrog
    menelaus_reset(&s->i2c);
897 7e7c5e4c balrog
898 7e7c5e4c balrog
    register_savevm("menelaus", menelaus_iid ++,
899 7e7c5e4c balrog
                    0, menelaus_save, menelaus_load, s);
900 7e7c5e4c balrog
901 7e7c5e4c balrog
    return &s->i2c;
902 7e7c5e4c balrog
}
903 7e7c5e4c balrog
904 7e7c5e4c balrog
qemu_irq *twl92230_gpio_in_get(i2c_slave *i2c)
905 7e7c5e4c balrog
{
906 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) i2c;
907 7e7c5e4c balrog
908 7e7c5e4c balrog
    return s->in;
909 7e7c5e4c balrog
}
910 7e7c5e4c balrog
911 7e7c5e4c balrog
void twl92230_gpio_out_set(i2c_slave *i2c, int line, qemu_irq handler)
912 7e7c5e4c balrog
{
913 7e7c5e4c balrog
    struct menelaus_s *s = (struct menelaus_s *) i2c;
914 7e7c5e4c balrog
915 7e7c5e4c balrog
    if (line >= 3 || line < 0) {
916 7e7c5e4c balrog
        fprintf(stderr, "%s: No GPO line %i\n", __FUNCTION__, line);
917 7e7c5e4c balrog
        exit(-1);
918 7e7c5e4c balrog
    }
919 7e7c5e4c balrog
    s->handler[line] = handler;
920 7e7c5e4c balrog
}