Statistics
| Branch: | Revision:

root / tcg / i386 / tcg-target.c @ 9db3ba4d

History | View | Annotate | Download (33.9 kB)

1 c896fe29 bellard
/*
2 c896fe29 bellard
 * Tiny Code Generator for QEMU
3 c896fe29 bellard
 *
4 c896fe29 bellard
 * Copyright (c) 2008 Fabrice Bellard
5 c896fe29 bellard
 *
6 c896fe29 bellard
 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 c896fe29 bellard
 * of this software and associated documentation files (the "Software"), to deal
8 c896fe29 bellard
 * in the Software without restriction, including without limitation the rights
9 c896fe29 bellard
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 c896fe29 bellard
 * copies of the Software, and to permit persons to whom the Software is
11 c896fe29 bellard
 * furnished to do so, subject to the following conditions:
12 c896fe29 bellard
 *
13 c896fe29 bellard
 * The above copyright notice and this permission notice shall be included in
14 c896fe29 bellard
 * all copies or substantial portions of the Software.
15 c896fe29 bellard
 *
16 c896fe29 bellard
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 c896fe29 bellard
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 c896fe29 bellard
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 c896fe29 bellard
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 c896fe29 bellard
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 c896fe29 bellard
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 c896fe29 bellard
 * THE SOFTWARE.
23 c896fe29 bellard
 */
24 d4a9eb1f blueswir1
25 d4a9eb1f blueswir1
#ifndef NDEBUG
26 d4a9eb1f blueswir1
static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
27 c896fe29 bellard
    "%eax",
28 c896fe29 bellard
    "%ecx",
29 c896fe29 bellard
    "%edx",
30 c896fe29 bellard
    "%ebx",
31 c896fe29 bellard
    "%esp",
32 c896fe29 bellard
    "%ebp",
33 c896fe29 bellard
    "%esi",
34 c896fe29 bellard
    "%edi",
35 c896fe29 bellard
};
36 d4a9eb1f blueswir1
#endif
37 c896fe29 bellard
38 d4a9eb1f blueswir1
static const int tcg_target_reg_alloc_order[] = {
39 c896fe29 bellard
    TCG_REG_EAX,
40 c896fe29 bellard
    TCG_REG_EDX,
41 c896fe29 bellard
    TCG_REG_ECX,
42 c896fe29 bellard
    TCG_REG_EBX,
43 c896fe29 bellard
    TCG_REG_ESI,
44 c896fe29 bellard
    TCG_REG_EDI,
45 c896fe29 bellard
    TCG_REG_EBP,
46 c896fe29 bellard
};
47 c896fe29 bellard
48 d4a9eb1f blueswir1
static const int tcg_target_call_iarg_regs[3] = { TCG_REG_EAX, TCG_REG_EDX, TCG_REG_ECX };
49 d4a9eb1f blueswir1
static const int tcg_target_call_oarg_regs[2] = { TCG_REG_EAX, TCG_REG_EDX };
50 c896fe29 bellard
51 b03cce8e bellard
static uint8_t *tb_ret_addr;
52 b03cce8e bellard
53 c896fe29 bellard
static void patch_reloc(uint8_t *code_ptr, int type, 
54 f54b3f92 aurel32
                        tcg_target_long value, tcg_target_long addend)
55 c896fe29 bellard
{
56 f54b3f92 aurel32
    value += addend;
57 c896fe29 bellard
    switch(type) {
58 c896fe29 bellard
    case R_386_32:
59 c896fe29 bellard
        *(uint32_t *)code_ptr = value;
60 c896fe29 bellard
        break;
61 c896fe29 bellard
    case R_386_PC32:
62 c896fe29 bellard
        *(uint32_t *)code_ptr = value - (long)code_ptr;
63 c896fe29 bellard
        break;
64 c896fe29 bellard
    default:
65 c896fe29 bellard
        tcg_abort();
66 c896fe29 bellard
    }
67 c896fe29 bellard
}
68 c896fe29 bellard
69 c896fe29 bellard
/* maximum number of register used for input function arguments */
70 c896fe29 bellard
static inline int tcg_target_get_call_iarg_regs_count(int flags)
71 c896fe29 bellard
{
72 c896fe29 bellard
    flags &= TCG_CALL_TYPE_MASK;
73 c896fe29 bellard
    switch(flags) {
74 c896fe29 bellard
    case TCG_CALL_TYPE_STD:
75 c896fe29 bellard
        return 0;
76 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_1:
77 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM_2:
78 c896fe29 bellard
    case TCG_CALL_TYPE_REGPARM:
79 c896fe29 bellard
        return flags - TCG_CALL_TYPE_REGPARM_1 + 1;
80 c896fe29 bellard
    default:
81 c896fe29 bellard
        tcg_abort();
82 c896fe29 bellard
    }
83 c896fe29 bellard
}
84 c896fe29 bellard
85 c896fe29 bellard
/* parse target specific constraints */
86 d4a9eb1f blueswir1
static int target_parse_constraint(TCGArgConstraint *ct, const char **pct_str)
87 c896fe29 bellard
{
88 c896fe29 bellard
    const char *ct_str;
89 c896fe29 bellard
90 c896fe29 bellard
    ct_str = *pct_str;
91 c896fe29 bellard
    switch(ct_str[0]) {
92 c896fe29 bellard
    case 'a':
93 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
94 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EAX);
95 c896fe29 bellard
        break;
96 c896fe29 bellard
    case 'b':
97 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
98 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EBX);
99 c896fe29 bellard
        break;
100 c896fe29 bellard
    case 'c':
101 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
102 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ECX);
103 c896fe29 bellard
        break;
104 c896fe29 bellard
    case 'd':
105 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
106 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDX);
107 c896fe29 bellard
        break;
108 c896fe29 bellard
    case 'S':
109 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
110 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_ESI);
111 c896fe29 bellard
        break;
112 c896fe29 bellard
    case 'D':
113 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
114 c896fe29 bellard
        tcg_regset_set_reg(ct->u.regs, TCG_REG_EDI);
115 c896fe29 bellard
        break;
116 c896fe29 bellard
    case 'q':
117 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
118 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xf);
119 c896fe29 bellard
        break;
120 c896fe29 bellard
    case 'r':
121 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
122 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
123 c896fe29 bellard
        break;
124 c896fe29 bellard
125 c896fe29 bellard
        /* qemu_ld/st address constraint */
126 c896fe29 bellard
    case 'L':
127 c896fe29 bellard
        ct->ct |= TCG_CT_REG;
128 c896fe29 bellard
        tcg_regset_set32(ct->u.regs, 0, 0xff);
129 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EAX);
130 c896fe29 bellard
        tcg_regset_reset_reg(ct->u.regs, TCG_REG_EDX);
131 c896fe29 bellard
        break;
132 c896fe29 bellard
    default:
133 c896fe29 bellard
        return -1;
134 c896fe29 bellard
    }
135 c896fe29 bellard
    ct_str++;
136 c896fe29 bellard
    *pct_str = ct_str;
137 c896fe29 bellard
    return 0;
138 c896fe29 bellard
}
139 c896fe29 bellard
140 c896fe29 bellard
/* test if a constant matches the constraint */
141 c896fe29 bellard
static inline int tcg_target_const_match(tcg_target_long val,
142 c896fe29 bellard
                                         const TCGArgConstraint *arg_ct)
143 c896fe29 bellard
{
144 c896fe29 bellard
    int ct;
145 c896fe29 bellard
    ct = arg_ct->ct;
146 c896fe29 bellard
    if (ct & TCG_CT_CONST)
147 c896fe29 bellard
        return 1;
148 c896fe29 bellard
    else
149 c896fe29 bellard
        return 0;
150 c896fe29 bellard
}
151 c896fe29 bellard
152 c896fe29 bellard
#define ARITH_ADD 0
153 c896fe29 bellard
#define ARITH_OR  1
154 c896fe29 bellard
#define ARITH_ADC 2
155 c896fe29 bellard
#define ARITH_SBB 3
156 c896fe29 bellard
#define ARITH_AND 4
157 c896fe29 bellard
#define ARITH_SUB 5
158 c896fe29 bellard
#define ARITH_XOR 6
159 c896fe29 bellard
#define ARITH_CMP 7
160 c896fe29 bellard
161 c896fe29 bellard
#define SHIFT_SHL 4
162 c896fe29 bellard
#define SHIFT_SHR 5
163 c896fe29 bellard
#define SHIFT_SAR 7
164 c896fe29 bellard
165 c896fe29 bellard
#define JCC_JMP (-1)
166 c896fe29 bellard
#define JCC_JO  0x0
167 c896fe29 bellard
#define JCC_JNO 0x1
168 c896fe29 bellard
#define JCC_JB  0x2
169 c896fe29 bellard
#define JCC_JAE 0x3
170 c896fe29 bellard
#define JCC_JE  0x4
171 c896fe29 bellard
#define JCC_JNE 0x5
172 c896fe29 bellard
#define JCC_JBE 0x6
173 c896fe29 bellard
#define JCC_JA  0x7
174 c896fe29 bellard
#define JCC_JS  0x8
175 c896fe29 bellard
#define JCC_JNS 0x9
176 c896fe29 bellard
#define JCC_JP  0xa
177 c896fe29 bellard
#define JCC_JNP 0xb
178 c896fe29 bellard
#define JCC_JL  0xc
179 c896fe29 bellard
#define JCC_JGE 0xd
180 c896fe29 bellard
#define JCC_JLE 0xe
181 c896fe29 bellard
#define JCC_JG  0xf
182 c896fe29 bellard
183 c896fe29 bellard
#define P_EXT   0x100 /* 0x0f opcode prefix */
184 c896fe29 bellard
185 c896fe29 bellard
static const uint8_t tcg_cond_to_jcc[10] = {
186 c896fe29 bellard
    [TCG_COND_EQ] = JCC_JE,
187 c896fe29 bellard
    [TCG_COND_NE] = JCC_JNE,
188 c896fe29 bellard
    [TCG_COND_LT] = JCC_JL,
189 c896fe29 bellard
    [TCG_COND_GE] = JCC_JGE,
190 c896fe29 bellard
    [TCG_COND_LE] = JCC_JLE,
191 c896fe29 bellard
    [TCG_COND_GT] = JCC_JG,
192 c896fe29 bellard
    [TCG_COND_LTU] = JCC_JB,
193 c896fe29 bellard
    [TCG_COND_GEU] = JCC_JAE,
194 c896fe29 bellard
    [TCG_COND_LEU] = JCC_JBE,
195 c896fe29 bellard
    [TCG_COND_GTU] = JCC_JA,
196 c896fe29 bellard
};
197 c896fe29 bellard
198 c896fe29 bellard
static inline void tcg_out_opc(TCGContext *s, int opc)
199 c896fe29 bellard
{
200 c896fe29 bellard
    if (opc & P_EXT)
201 c896fe29 bellard
        tcg_out8(s, 0x0f);
202 c896fe29 bellard
    tcg_out8(s, opc);
203 c896fe29 bellard
}
204 c896fe29 bellard
205 c896fe29 bellard
static inline void tcg_out_modrm(TCGContext *s, int opc, int r, int rm)
206 c896fe29 bellard
{
207 c896fe29 bellard
    tcg_out_opc(s, opc);
208 c896fe29 bellard
    tcg_out8(s, 0xc0 | (r << 3) | rm);
209 c896fe29 bellard
}
210 c896fe29 bellard
211 c896fe29 bellard
/* rm == -1 means no register index */
212 c896fe29 bellard
static inline void tcg_out_modrm_offset(TCGContext *s, int opc, int r, int rm, 
213 c896fe29 bellard
                                        int32_t offset)
214 c896fe29 bellard
{
215 c896fe29 bellard
    tcg_out_opc(s, opc);
216 c896fe29 bellard
    if (rm == -1) {
217 c896fe29 bellard
        tcg_out8(s, 0x05 | (r << 3));
218 c896fe29 bellard
        tcg_out32(s, offset);
219 c896fe29 bellard
    } else if (offset == 0 && rm != TCG_REG_EBP) {
220 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
221 c896fe29 bellard
            tcg_out8(s, 0x04 | (r << 3));
222 c896fe29 bellard
            tcg_out8(s, 0x24);
223 c896fe29 bellard
        } else {
224 c896fe29 bellard
            tcg_out8(s, 0x00 | (r << 3) | rm);
225 c896fe29 bellard
        }
226 c896fe29 bellard
    } else if ((int8_t)offset == offset) {
227 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
228 c896fe29 bellard
            tcg_out8(s, 0x44 | (r << 3));
229 c896fe29 bellard
            tcg_out8(s, 0x24);
230 c896fe29 bellard
        } else {
231 c896fe29 bellard
            tcg_out8(s, 0x40 | (r << 3) | rm);
232 c896fe29 bellard
        }
233 c896fe29 bellard
        tcg_out8(s, offset);
234 c896fe29 bellard
    } else {
235 c896fe29 bellard
        if (rm == TCG_REG_ESP) {
236 c896fe29 bellard
            tcg_out8(s, 0x84 | (r << 3));
237 c896fe29 bellard
            tcg_out8(s, 0x24);
238 c896fe29 bellard
        } else {
239 c896fe29 bellard
            tcg_out8(s, 0x80 | (r << 3) | rm);
240 c896fe29 bellard
        }
241 c896fe29 bellard
        tcg_out32(s, offset);
242 c896fe29 bellard
    }
243 c896fe29 bellard
}
244 c896fe29 bellard
245 c896fe29 bellard
static inline void tcg_out_mov(TCGContext *s, int ret, int arg)
246 c896fe29 bellard
{
247 c896fe29 bellard
    if (arg != ret)
248 c896fe29 bellard
        tcg_out_modrm(s, 0x8b, ret, arg);
249 c896fe29 bellard
}
250 c896fe29 bellard
251 c896fe29 bellard
static inline void tcg_out_movi(TCGContext *s, TCGType type,
252 c896fe29 bellard
                                int ret, int32_t arg)
253 c896fe29 bellard
{
254 c896fe29 bellard
    if (arg == 0) {
255 c896fe29 bellard
        /* xor r0,r0 */
256 c896fe29 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_XOR << 3), ret, ret);
257 c896fe29 bellard
    } else {
258 c896fe29 bellard
        tcg_out8(s, 0xb8 + ret);
259 c896fe29 bellard
        tcg_out32(s, arg);
260 c896fe29 bellard
    }
261 c896fe29 bellard
}
262 c896fe29 bellard
263 e4d5434c blueswir1
static inline void tcg_out_ld(TCGContext *s, TCGType type, int ret,
264 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
265 c896fe29 bellard
{
266 c896fe29 bellard
    /* movl */
267 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x8b, ret, arg1, arg2);
268 c896fe29 bellard
}
269 c896fe29 bellard
270 e4d5434c blueswir1
static inline void tcg_out_st(TCGContext *s, TCGType type, int arg,
271 e4d5434c blueswir1
                              int arg1, tcg_target_long arg2)
272 c896fe29 bellard
{
273 c896fe29 bellard
    /* movl */
274 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x89, arg, arg1, arg2);
275 c896fe29 bellard
}
276 c896fe29 bellard
277 c896fe29 bellard
static inline void tgen_arithi(TCGContext *s, int c, int r0, int32_t val)
278 c896fe29 bellard
{
279 c896fe29 bellard
    if (val == (int8_t)val) {
280 c896fe29 bellard
        tcg_out_modrm(s, 0x83, c, r0);
281 c896fe29 bellard
        tcg_out8(s, val);
282 c896fe29 bellard
    } else {
283 c896fe29 bellard
        tcg_out_modrm(s, 0x81, c, r0);
284 c896fe29 bellard
        tcg_out32(s, val);
285 c896fe29 bellard
    }
286 c896fe29 bellard
}
287 c896fe29 bellard
288 c896fe29 bellard
void tcg_out_addi(TCGContext *s, int reg, tcg_target_long val)
289 c896fe29 bellard
{
290 c896fe29 bellard
    if (val != 0)
291 c896fe29 bellard
        tgen_arithi(s, ARITH_ADD, reg, val);
292 c896fe29 bellard
}
293 c896fe29 bellard
294 c896fe29 bellard
static void tcg_out_jxx(TCGContext *s, int opc, int label_index)
295 c896fe29 bellard
{
296 c896fe29 bellard
    int32_t val, val1;
297 c896fe29 bellard
    TCGLabel *l = &s->labels[label_index];
298 c896fe29 bellard
    
299 c896fe29 bellard
    if (l->has_value) {
300 c896fe29 bellard
        val = l->u.value - (tcg_target_long)s->code_ptr;
301 c896fe29 bellard
        val1 = val - 2;
302 c896fe29 bellard
        if ((int8_t)val1 == val1) {
303 c896fe29 bellard
            if (opc == -1)
304 c896fe29 bellard
                tcg_out8(s, 0xeb);
305 c896fe29 bellard
            else
306 c896fe29 bellard
                tcg_out8(s, 0x70 + opc);
307 c896fe29 bellard
            tcg_out8(s, val1);
308 c896fe29 bellard
        } else {
309 c896fe29 bellard
            if (opc == -1) {
310 c896fe29 bellard
                tcg_out8(s, 0xe9);
311 c896fe29 bellard
                tcg_out32(s, val - 5);
312 c896fe29 bellard
            } else {
313 c896fe29 bellard
                tcg_out8(s, 0x0f);
314 c896fe29 bellard
                tcg_out8(s, 0x80 + opc);
315 c896fe29 bellard
                tcg_out32(s, val - 6);
316 c896fe29 bellard
            }
317 c896fe29 bellard
        }
318 c896fe29 bellard
    } else {
319 c896fe29 bellard
        if (opc == -1) {
320 c896fe29 bellard
            tcg_out8(s, 0xe9);
321 c896fe29 bellard
        } else {
322 c896fe29 bellard
            tcg_out8(s, 0x0f);
323 c896fe29 bellard
            tcg_out8(s, 0x80 + opc);
324 c896fe29 bellard
        }
325 c896fe29 bellard
        tcg_out_reloc(s, s->code_ptr, R_386_PC32, label_index, -4);
326 623e265c pbrook
        s->code_ptr += 4;
327 c896fe29 bellard
    }
328 c896fe29 bellard
}
329 c896fe29 bellard
330 c896fe29 bellard
static void tcg_out_brcond(TCGContext *s, int cond, 
331 c896fe29 bellard
                           TCGArg arg1, TCGArg arg2, int const_arg2,
332 c896fe29 bellard
                           int label_index)
333 c896fe29 bellard
{
334 c896fe29 bellard
    if (const_arg2) {
335 c896fe29 bellard
        if (arg2 == 0) {
336 c896fe29 bellard
            /* test r, r */
337 c896fe29 bellard
            tcg_out_modrm(s, 0x85, arg1, arg1);
338 c896fe29 bellard
        } else {
339 c896fe29 bellard
            tgen_arithi(s, ARITH_CMP, arg1, arg2);
340 c896fe29 bellard
        }
341 c896fe29 bellard
    } else {
342 bb210e78 bellard
        tcg_out_modrm(s, 0x01 | (ARITH_CMP << 3), arg2, arg1);
343 c896fe29 bellard
    }
344 affa3264 bellard
    tcg_out_jxx(s, tcg_cond_to_jcc[cond], label_index);
345 c896fe29 bellard
}
346 c896fe29 bellard
347 c896fe29 bellard
/* XXX: we implement it at the target level to avoid having to
348 c896fe29 bellard
   handle cross basic blocks temporaries */
349 c896fe29 bellard
static void tcg_out_brcond2(TCGContext *s,
350 c896fe29 bellard
                            const TCGArg *args, const int *const_args)
351 c896fe29 bellard
{
352 c896fe29 bellard
    int label_next;
353 c896fe29 bellard
    label_next = gen_new_label();
354 c896fe29 bellard
    switch(args[4]) {
355 c896fe29 bellard
    case TCG_COND_EQ:
356 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], label_next);
357 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_EQ, args[1], args[3], const_args[3], args[5]);
358 c896fe29 bellard
        break;
359 c896fe29 bellard
    case TCG_COND_NE:
360 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[0], args[2], const_args[2], args[5]);
361 bb210e78 bellard
        tcg_out_brcond(s, TCG_COND_NE, args[1], args[3], const_args[3], args[5]);
362 c896fe29 bellard
        break;
363 c896fe29 bellard
    case TCG_COND_LT:
364 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
365 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
366 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
367 c896fe29 bellard
        break;
368 c896fe29 bellard
    case TCG_COND_LE:
369 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LT, args[1], args[3], const_args[3], args[5]);
370 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
371 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
372 c896fe29 bellard
        break;
373 c896fe29 bellard
    case TCG_COND_GT:
374 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
375 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
376 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
377 c896fe29 bellard
        break;
378 c896fe29 bellard
    case TCG_COND_GE:
379 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GT, args[1], args[3], const_args[3], args[5]);
380 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
381 d643ccca bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
382 c896fe29 bellard
        break;
383 c896fe29 bellard
    case TCG_COND_LTU:
384 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
385 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
386 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[0], args[2], const_args[2], args[5]);
387 c896fe29 bellard
        break;
388 c896fe29 bellard
    case TCG_COND_LEU:
389 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LTU, args[1], args[3], const_args[3], args[5]);
390 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
391 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_LEU, args[0], args[2], const_args[2], args[5]);
392 c896fe29 bellard
        break;
393 c896fe29 bellard
    case TCG_COND_GTU:
394 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
395 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
396 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[0], args[2], const_args[2], args[5]);
397 c896fe29 bellard
        break;
398 c896fe29 bellard
    case TCG_COND_GEU:
399 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GTU, args[1], args[3], const_args[3], args[5]);
400 affa3264 bellard
        tcg_out_jxx(s, JCC_JNE, label_next);
401 c896fe29 bellard
        tcg_out_brcond(s, TCG_COND_GEU, args[0], args[2], const_args[2], args[5]);
402 c896fe29 bellard
        break;
403 c896fe29 bellard
    default:
404 c896fe29 bellard
        tcg_abort();
405 c896fe29 bellard
    }
406 c896fe29 bellard
    tcg_out_label(s, label_next, (tcg_target_long)s->code_ptr);
407 c896fe29 bellard
}
408 c896fe29 bellard
409 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
410 79383c9c blueswir1
411 79383c9c blueswir1
#include "../../softmmu_defs.h"
412 c896fe29 bellard
413 c896fe29 bellard
static void *qemu_ld_helpers[4] = {
414 c896fe29 bellard
    __ldb_mmu,
415 c896fe29 bellard
    __ldw_mmu,
416 c896fe29 bellard
    __ldl_mmu,
417 c896fe29 bellard
    __ldq_mmu,
418 c896fe29 bellard
};
419 c896fe29 bellard
420 c896fe29 bellard
static void *qemu_st_helpers[4] = {
421 c896fe29 bellard
    __stb_mmu,
422 c896fe29 bellard
    __stw_mmu,
423 c896fe29 bellard
    __stl_mmu,
424 c896fe29 bellard
    __stq_mmu,
425 c896fe29 bellard
};
426 c896fe29 bellard
#endif
427 c896fe29 bellard
428 c896fe29 bellard
/* XXX: qemu_ld and qemu_st could be modified to clobber only EDX and
429 c896fe29 bellard
   EAX. It will be useful once fixed registers globals are less
430 c896fe29 bellard
   common. */
431 c896fe29 bellard
static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args,
432 c896fe29 bellard
                            int opc)
433 c896fe29 bellard
{
434 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
435 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
436 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
437 c896fe29 bellard
#endif
438 c896fe29 bellard
#if TARGET_LONG_BITS == 64
439 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
440 c896fe29 bellard
    uint8_t *label3_ptr;
441 c896fe29 bellard
#endif
442 c896fe29 bellard
    int addr_reg2;
443 c896fe29 bellard
#endif
444 c896fe29 bellard
445 c896fe29 bellard
    data_reg = *args++;
446 c896fe29 bellard
    if (opc == 3)
447 c896fe29 bellard
        data_reg2 = *args++;
448 c896fe29 bellard
    else
449 c896fe29 bellard
        data_reg2 = 0;
450 c896fe29 bellard
    addr_reg = *args++;
451 c896fe29 bellard
#if TARGET_LONG_BITS == 64
452 c896fe29 bellard
    addr_reg2 = *args++;
453 c896fe29 bellard
#endif
454 c896fe29 bellard
    mem_index = *args;
455 c896fe29 bellard
    s_bits = opc & 3;
456 c896fe29 bellard
457 c896fe29 bellard
    r0 = TCG_REG_EAX;
458 c896fe29 bellard
    r1 = TCG_REG_EDX;
459 c896fe29 bellard
460 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
461 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
462 c896fe29 bellard
463 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
464 c896fe29 bellard
 
465 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
466 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
467 c896fe29 bellard
    
468 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
469 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
470 c896fe29 bellard
    
471 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
472 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
473 c896fe29 bellard
474 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
475 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
476 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
477 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_read));
478 c896fe29 bellard
479 c896fe29 bellard
    /* cmp 0(r1), r0 */
480 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
481 c896fe29 bellard
    
482 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
483 c896fe29 bellard
    
484 c896fe29 bellard
#if TARGET_LONG_BITS == 32
485 c896fe29 bellard
    /* je label1 */
486 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
487 c896fe29 bellard
    label1_ptr = s->code_ptr;
488 c896fe29 bellard
    s->code_ptr++;
489 c896fe29 bellard
#else
490 c896fe29 bellard
    /* jne label3 */
491 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
492 c896fe29 bellard
    label3_ptr = s->code_ptr;
493 c896fe29 bellard
    s->code_ptr++;
494 c896fe29 bellard
    
495 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
496 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
497 c896fe29 bellard
498 c896fe29 bellard
    /* je label1 */
499 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
500 c896fe29 bellard
    label1_ptr = s->code_ptr;
501 c896fe29 bellard
    s->code_ptr++;
502 c896fe29 bellard
    
503 c896fe29 bellard
    /* label3: */
504 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
505 c896fe29 bellard
#endif
506 c896fe29 bellard
507 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
508 c896fe29 bellard
#if TARGET_LONG_BITS == 32
509 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EDX, mem_index);
510 c896fe29 bellard
#else
511 c896fe29 bellard
    tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
512 c896fe29 bellard
    tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
513 c896fe29 bellard
#endif
514 c896fe29 bellard
    tcg_out8(s, 0xe8);
515 c896fe29 bellard
    tcg_out32(s, (tcg_target_long)qemu_ld_helpers[s_bits] - 
516 c896fe29 bellard
              (tcg_target_long)s->code_ptr - 4);
517 c896fe29 bellard
518 c896fe29 bellard
    switch(opc) {
519 c896fe29 bellard
    case 0 | 4:
520 c896fe29 bellard
        /* movsbl */
521 c896fe29 bellard
        tcg_out_modrm(s, 0xbe | P_EXT, data_reg, TCG_REG_EAX);
522 c896fe29 bellard
        break;
523 c896fe29 bellard
    case 1 | 4:
524 c896fe29 bellard
        /* movswl */
525 c896fe29 bellard
        tcg_out_modrm(s, 0xbf | P_EXT, data_reg, TCG_REG_EAX);
526 c896fe29 bellard
        break;
527 c896fe29 bellard
    case 0:
528 9db3ba4d aurel32
        /* movzbl */
529 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb6 | P_EXT, data_reg, TCG_REG_EAX);
530 9db3ba4d aurel32
        break;
531 c896fe29 bellard
    case 1:
532 9db3ba4d aurel32
        /* movzwl */
533 9db3ba4d aurel32
        tcg_out_modrm(s, 0xb7 | P_EXT, data_reg, TCG_REG_EAX);
534 9db3ba4d aurel32
        break;
535 c896fe29 bellard
    case 2:
536 c896fe29 bellard
    default:
537 c896fe29 bellard
        tcg_out_mov(s, data_reg, TCG_REG_EAX);
538 c896fe29 bellard
        break;
539 c896fe29 bellard
    case 3:
540 c896fe29 bellard
        if (data_reg == TCG_REG_EDX) {
541 c896fe29 bellard
            tcg_out_opc(s, 0x90 + TCG_REG_EDX); /* xchg %edx, %eax */
542 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EAX);
543 c896fe29 bellard
        } else {
544 c896fe29 bellard
            tcg_out_mov(s, data_reg, TCG_REG_EAX);
545 c896fe29 bellard
            tcg_out_mov(s, data_reg2, TCG_REG_EDX);
546 c896fe29 bellard
        }
547 c896fe29 bellard
        break;
548 c896fe29 bellard
    }
549 c896fe29 bellard
550 c896fe29 bellard
    /* jmp label2 */
551 c896fe29 bellard
    tcg_out8(s, 0xeb);
552 c896fe29 bellard
    label2_ptr = s->code_ptr;
553 c896fe29 bellard
    s->code_ptr++;
554 c896fe29 bellard
    
555 c896fe29 bellard
    /* label1: */
556 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
557 c896fe29 bellard
558 c896fe29 bellard
    /* add x(r1), r0 */
559 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
560 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_read));
561 c896fe29 bellard
#else
562 c896fe29 bellard
    r0 = addr_reg;
563 c896fe29 bellard
#endif
564 c896fe29 bellard
565 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
566 c896fe29 bellard
    bswap = 1;
567 c896fe29 bellard
#else
568 c896fe29 bellard
    bswap = 0;
569 c896fe29 bellard
#endif
570 c896fe29 bellard
    switch(opc) {
571 c896fe29 bellard
    case 0:
572 c896fe29 bellard
        /* movzbl */
573 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, data_reg, r0, 0);
574 c896fe29 bellard
        break;
575 c896fe29 bellard
    case 0 | 4:
576 c896fe29 bellard
        /* movsbl */
577 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, data_reg, r0, 0);
578 c896fe29 bellard
        break;
579 c896fe29 bellard
    case 1:
580 c896fe29 bellard
        /* movzwl */
581 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, data_reg, r0, 0);
582 c896fe29 bellard
        if (bswap) {
583 c896fe29 bellard
            /* rolw $8, data_reg */
584 c896fe29 bellard
            tcg_out8(s, 0x66); 
585 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
586 c896fe29 bellard
            tcg_out8(s, 8);
587 c896fe29 bellard
        }
588 c896fe29 bellard
        break;
589 c896fe29 bellard
    case 1 | 4:
590 c896fe29 bellard
        /* movswl */
591 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, data_reg, r0, 0);
592 c896fe29 bellard
        if (bswap) {
593 c896fe29 bellard
            /* rolw $8, data_reg */
594 c896fe29 bellard
            tcg_out8(s, 0x66); 
595 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, data_reg);
596 c896fe29 bellard
            tcg_out8(s, 8);
597 c896fe29 bellard
598 c896fe29 bellard
            /* movswl data_reg, data_reg */
599 c896fe29 bellard
            tcg_out_modrm(s, 0xbf | P_EXT, data_reg, data_reg);
600 c896fe29 bellard
        }
601 c896fe29 bellard
        break;
602 c896fe29 bellard
    case 2:
603 c896fe29 bellard
        /* movl (r0), data_reg */
604 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
605 c896fe29 bellard
        if (bswap) {
606 c896fe29 bellard
            /* bswap */
607 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
608 c896fe29 bellard
        }
609 c896fe29 bellard
        break;
610 c896fe29 bellard
    case 3:
611 c896fe29 bellard
        /* XXX: could be nicer */
612 c896fe29 bellard
        if (r0 == data_reg) {
613 c896fe29 bellard
            r1 = TCG_REG_EDX;
614 c896fe29 bellard
            if (r1 == data_reg)
615 c896fe29 bellard
                r1 = TCG_REG_EAX;
616 c896fe29 bellard
            tcg_out_mov(s, r1, r0);
617 c896fe29 bellard
            r0 = r1;
618 c896fe29 bellard
        }
619 c896fe29 bellard
        if (!bswap) {
620 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 0);
621 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, 4);
622 c896fe29 bellard
        } else {
623 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg, r0, 4);
624 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg) | P_EXT);
625 c896fe29 bellard
626 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x8b, data_reg2, r0, 0);
627 c896fe29 bellard
            /* bswap */
628 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + data_reg2) | P_EXT);
629 c896fe29 bellard
        }
630 c896fe29 bellard
        break;
631 c896fe29 bellard
    default:
632 c896fe29 bellard
        tcg_abort();
633 c896fe29 bellard
    }
634 c896fe29 bellard
635 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
636 c896fe29 bellard
    /* label2: */
637 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
638 c896fe29 bellard
#endif
639 c896fe29 bellard
}
640 c896fe29 bellard
641 c896fe29 bellard
642 c896fe29 bellard
static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args,
643 c896fe29 bellard
                            int opc)
644 c896fe29 bellard
{
645 c896fe29 bellard
    int addr_reg, data_reg, data_reg2, r0, r1, mem_index, s_bits, bswap;
646 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
647 c896fe29 bellard
    uint8_t *label1_ptr, *label2_ptr;
648 c896fe29 bellard
#endif
649 c896fe29 bellard
#if TARGET_LONG_BITS == 64
650 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
651 c896fe29 bellard
    uint8_t *label3_ptr;
652 c896fe29 bellard
#endif
653 c896fe29 bellard
    int addr_reg2;
654 c896fe29 bellard
#endif
655 c896fe29 bellard
656 c896fe29 bellard
    data_reg = *args++;
657 c896fe29 bellard
    if (opc == 3)
658 c896fe29 bellard
        data_reg2 = *args++;
659 c896fe29 bellard
    else
660 c896fe29 bellard
        data_reg2 = 0;
661 c896fe29 bellard
    addr_reg = *args++;
662 c896fe29 bellard
#if TARGET_LONG_BITS == 64
663 c896fe29 bellard
    addr_reg2 = *args++;
664 c896fe29 bellard
#endif
665 c896fe29 bellard
    mem_index = *args;
666 c896fe29 bellard
667 c896fe29 bellard
    s_bits = opc;
668 c896fe29 bellard
669 c896fe29 bellard
    r0 = TCG_REG_EAX;
670 c896fe29 bellard
    r1 = TCG_REG_EDX;
671 c896fe29 bellard
672 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
673 c896fe29 bellard
    tcg_out_mov(s, r1, addr_reg); 
674 c896fe29 bellard
675 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg); 
676 c896fe29 bellard
 
677 c896fe29 bellard
    tcg_out_modrm(s, 0xc1, 5, r1); /* shr $x, r1 */
678 c896fe29 bellard
    tcg_out8(s, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); 
679 c896fe29 bellard
    
680 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r0); /* andl $x, r0 */
681 c896fe29 bellard
    tcg_out32(s, TARGET_PAGE_MASK | ((1 << s_bits) - 1));
682 c896fe29 bellard
    
683 c896fe29 bellard
    tcg_out_modrm(s, 0x81, 4, r1); /* andl $x, r1 */
684 c896fe29 bellard
    tcg_out32(s, (CPU_TLB_SIZE - 1) << CPU_TLB_ENTRY_BITS);
685 c896fe29 bellard
686 c896fe29 bellard
    tcg_out_opc(s, 0x8d); /* lea offset(r1, %ebp), r1 */
687 c896fe29 bellard
    tcg_out8(s, 0x80 | (r1 << 3) | 0x04);
688 c896fe29 bellard
    tcg_out8(s, (5 << 3) | r1);
689 c896fe29 bellard
    tcg_out32(s, offsetof(CPUState, tlb_table[mem_index][0].addr_write));
690 c896fe29 bellard
691 c896fe29 bellard
    /* cmp 0(r1), r0 */
692 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, r0, r1, 0);
693 c896fe29 bellard
    
694 c896fe29 bellard
    tcg_out_mov(s, r0, addr_reg);
695 c896fe29 bellard
    
696 c896fe29 bellard
#if TARGET_LONG_BITS == 32
697 c896fe29 bellard
    /* je label1 */
698 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
699 c896fe29 bellard
    label1_ptr = s->code_ptr;
700 c896fe29 bellard
    s->code_ptr++;
701 c896fe29 bellard
#else
702 c896fe29 bellard
    /* jne label3 */
703 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JNE);
704 c896fe29 bellard
    label3_ptr = s->code_ptr;
705 c896fe29 bellard
    s->code_ptr++;
706 c896fe29 bellard
    
707 c896fe29 bellard
    /* cmp 4(r1), addr_reg2 */
708 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x3b, addr_reg2, r1, 4);
709 c896fe29 bellard
710 c896fe29 bellard
    /* je label1 */
711 c896fe29 bellard
    tcg_out8(s, 0x70 + JCC_JE);
712 c896fe29 bellard
    label1_ptr = s->code_ptr;
713 c896fe29 bellard
    s->code_ptr++;
714 c896fe29 bellard
    
715 c896fe29 bellard
    /* label3: */
716 c896fe29 bellard
    *label3_ptr = s->code_ptr - label3_ptr - 1;
717 c896fe29 bellard
#endif
718 c896fe29 bellard
719 c896fe29 bellard
    /* XXX: move that code at the end of the TB */
720 c896fe29 bellard
#if TARGET_LONG_BITS == 32
721 c896fe29 bellard
    if (opc == 3) {
722 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, data_reg);
723 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_ECX, data_reg2);
724 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
725 c896fe29 bellard
        tcg_out8(s, mem_index);
726 c896fe29 bellard
        tcg_out8(s, 0xe8);
727 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
728 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
729 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
730 c896fe29 bellard
    } else {
731 c896fe29 bellard
        switch(opc) {
732 c896fe29 bellard
        case 0:
733 c896fe29 bellard
            /* movzbl */
734 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_EDX, data_reg);
735 c896fe29 bellard
            break;
736 c896fe29 bellard
        case 1:
737 c896fe29 bellard
            /* movzwl */
738 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_EDX, data_reg);
739 c896fe29 bellard
            break;
740 c896fe29 bellard
        case 2:
741 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_EDX, data_reg);
742 c896fe29 bellard
            break;
743 c896fe29 bellard
        }
744 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_ECX, mem_index);
745 c896fe29 bellard
        tcg_out8(s, 0xe8);
746 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
747 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
748 c896fe29 bellard
    }
749 c896fe29 bellard
#else
750 c896fe29 bellard
    if (opc == 3) {
751 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
752 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
753 c896fe29 bellard
        tcg_out8(s, mem_index);
754 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg2); /* push */
755 c896fe29 bellard
        tcg_out_opc(s, 0x50 + data_reg); /* push */
756 c896fe29 bellard
        tcg_out8(s, 0xe8);
757 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
758 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
759 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 12);
760 c896fe29 bellard
    } else {
761 c896fe29 bellard
        tcg_out_mov(s, TCG_REG_EDX, addr_reg2);
762 c896fe29 bellard
        switch(opc) {
763 c896fe29 bellard
        case 0:
764 c896fe29 bellard
            /* movzbl */
765 c896fe29 bellard
            tcg_out_modrm(s, 0xb6 | P_EXT, TCG_REG_ECX, data_reg);
766 c896fe29 bellard
            break;
767 c896fe29 bellard
        case 1:
768 c896fe29 bellard
            /* movzwl */
769 c896fe29 bellard
            tcg_out_modrm(s, 0xb7 | P_EXT, TCG_REG_ECX, data_reg);
770 c896fe29 bellard
            break;
771 c896fe29 bellard
        case 2:
772 c896fe29 bellard
            tcg_out_mov(s, TCG_REG_ECX, data_reg);
773 c896fe29 bellard
            break;
774 c896fe29 bellard
        }
775 c896fe29 bellard
        tcg_out8(s, 0x6a); /* push Ib */
776 c896fe29 bellard
        tcg_out8(s, mem_index);
777 c896fe29 bellard
        tcg_out8(s, 0xe8);
778 c896fe29 bellard
        tcg_out32(s, (tcg_target_long)qemu_st_helpers[s_bits] - 
779 c896fe29 bellard
                  (tcg_target_long)s->code_ptr - 4);
780 c896fe29 bellard
        tcg_out_addi(s, TCG_REG_ESP, 4);
781 c896fe29 bellard
    }
782 c896fe29 bellard
#endif
783 c896fe29 bellard
    
784 c896fe29 bellard
    /* jmp label2 */
785 c896fe29 bellard
    tcg_out8(s, 0xeb);
786 c896fe29 bellard
    label2_ptr = s->code_ptr;
787 c896fe29 bellard
    s->code_ptr++;
788 c896fe29 bellard
    
789 c896fe29 bellard
    /* label1: */
790 c896fe29 bellard
    *label1_ptr = s->code_ptr - label1_ptr - 1;
791 c896fe29 bellard
792 c896fe29 bellard
    /* add x(r1), r0 */
793 c896fe29 bellard
    tcg_out_modrm_offset(s, 0x03, r0, r1, offsetof(CPUTLBEntry, addend) - 
794 c896fe29 bellard
                         offsetof(CPUTLBEntry, addr_write));
795 c896fe29 bellard
#else
796 c896fe29 bellard
    r0 = addr_reg;
797 c896fe29 bellard
#endif
798 c896fe29 bellard
799 c896fe29 bellard
#ifdef TARGET_WORDS_BIGENDIAN
800 c896fe29 bellard
    bswap = 1;
801 c896fe29 bellard
#else
802 c896fe29 bellard
    bswap = 0;
803 c896fe29 bellard
#endif
804 c896fe29 bellard
    switch(opc) {
805 c896fe29 bellard
    case 0:
806 c896fe29 bellard
        /* movb */
807 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, data_reg, r0, 0);
808 c896fe29 bellard
        break;
809 c896fe29 bellard
    case 1:
810 c896fe29 bellard
        if (bswap) {
811 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
812 c896fe29 bellard
            tcg_out8(s, 0x66); /* rolw $8, %ecx */
813 c896fe29 bellard
            tcg_out_modrm(s, 0xc1, 0, r1);
814 c896fe29 bellard
            tcg_out8(s, 8);
815 c896fe29 bellard
            data_reg = r1;
816 c896fe29 bellard
        }
817 c896fe29 bellard
        /* movw */
818 c896fe29 bellard
        tcg_out8(s, 0x66);
819 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
820 c896fe29 bellard
        break;
821 c896fe29 bellard
    case 2:
822 c896fe29 bellard
        if (bswap) {
823 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
824 c896fe29 bellard
            /* bswap data_reg */
825 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
826 c896fe29 bellard
            data_reg = r1;
827 c896fe29 bellard
        }
828 c896fe29 bellard
        /* movl */
829 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
830 c896fe29 bellard
        break;
831 c896fe29 bellard
    case 3:
832 c896fe29 bellard
        if (bswap) {
833 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg2);
834 c896fe29 bellard
            /* bswap data_reg */
835 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
836 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, r1, r0, 0);
837 c896fe29 bellard
            tcg_out_mov(s, r1, data_reg);
838 c896fe29 bellard
            /* bswap data_reg */
839 c896fe29 bellard
            tcg_out_opc(s, (0xc8 + r1) | P_EXT);
840 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, r1, r0, 4);
841 c896fe29 bellard
        } else {
842 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, data_reg, r0, 0);
843 c896fe29 bellard
            tcg_out_modrm_offset(s, 0x89, data_reg2, r0, 4);
844 c896fe29 bellard
        }
845 c896fe29 bellard
        break;
846 c896fe29 bellard
    default:
847 c896fe29 bellard
        tcg_abort();
848 c896fe29 bellard
    }
849 c896fe29 bellard
850 c896fe29 bellard
#if defined(CONFIG_SOFTMMU)
851 c896fe29 bellard
    /* label2: */
852 c896fe29 bellard
    *label2_ptr = s->code_ptr - label2_ptr - 1;
853 c896fe29 bellard
#endif
854 c896fe29 bellard
}
855 c896fe29 bellard
856 c896fe29 bellard
static inline void tcg_out_op(TCGContext *s, int opc, 
857 c896fe29 bellard
                              const TCGArg *args, const int *const_args)
858 c896fe29 bellard
{
859 c896fe29 bellard
    int c;
860 c896fe29 bellard
    
861 c896fe29 bellard
    switch(opc) {
862 c896fe29 bellard
    case INDEX_op_exit_tb:
863 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, TCG_REG_EAX, args[0]);
864 b03cce8e bellard
        tcg_out8(s, 0xe9); /* jmp tb_ret_addr */
865 b03cce8e bellard
        tcg_out32(s, tb_ret_addr - s->code_ptr - 4);
866 c896fe29 bellard
        break;
867 c896fe29 bellard
    case INDEX_op_goto_tb:
868 c896fe29 bellard
        if (s->tb_jmp_offset) {
869 c896fe29 bellard
            /* direct jump method */
870 c896fe29 bellard
            tcg_out8(s, 0xe9); /* jmp im */
871 c896fe29 bellard
            s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
872 c896fe29 bellard
            tcg_out32(s, 0);
873 c896fe29 bellard
        } else {
874 c896fe29 bellard
            /* indirect jump method */
875 c896fe29 bellard
            /* jmp Ev */
876 c896fe29 bellard
            tcg_out_modrm_offset(s, 0xff, 4, -1, 
877 c896fe29 bellard
                                 (tcg_target_long)(s->tb_next + args[0]));
878 c896fe29 bellard
        }
879 c896fe29 bellard
        s->tb_next_offset[args[0]] = s->code_ptr - s->code_buf;
880 c896fe29 bellard
        break;
881 c896fe29 bellard
    case INDEX_op_call:
882 c896fe29 bellard
        if (const_args[0]) {
883 c896fe29 bellard
            tcg_out8(s, 0xe8);
884 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
885 c896fe29 bellard
        } else {
886 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 2, args[0]);
887 c896fe29 bellard
        }
888 c896fe29 bellard
        break;
889 c896fe29 bellard
    case INDEX_op_jmp:
890 c896fe29 bellard
        if (const_args[0]) {
891 c896fe29 bellard
            tcg_out8(s, 0xe9);
892 c896fe29 bellard
            tcg_out32(s, args[0] - (tcg_target_long)s->code_ptr - 4);
893 c896fe29 bellard
        } else {
894 c896fe29 bellard
            tcg_out_modrm(s, 0xff, 4, args[0]);
895 c896fe29 bellard
        }
896 c896fe29 bellard
        break;
897 c896fe29 bellard
    case INDEX_op_br:
898 c896fe29 bellard
        tcg_out_jxx(s, JCC_JMP, args[0]);
899 c896fe29 bellard
        break;
900 c896fe29 bellard
    case INDEX_op_movi_i32:
901 c896fe29 bellard
        tcg_out_movi(s, TCG_TYPE_I32, args[0], args[1]);
902 c896fe29 bellard
        break;
903 c896fe29 bellard
    case INDEX_op_ld8u_i32:
904 c896fe29 bellard
        /* movzbl */
905 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb6 | P_EXT, args[0], args[1], args[2]);
906 c896fe29 bellard
        break;
907 c896fe29 bellard
    case INDEX_op_ld8s_i32:
908 c896fe29 bellard
        /* movsbl */
909 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbe | P_EXT, args[0], args[1], args[2]);
910 c896fe29 bellard
        break;
911 c896fe29 bellard
    case INDEX_op_ld16u_i32:
912 c896fe29 bellard
        /* movzwl */
913 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xb7 | P_EXT, args[0], args[1], args[2]);
914 c896fe29 bellard
        break;
915 c896fe29 bellard
    case INDEX_op_ld16s_i32:
916 c896fe29 bellard
        /* movswl */
917 c896fe29 bellard
        tcg_out_modrm_offset(s, 0xbf | P_EXT, args[0], args[1], args[2]);
918 c896fe29 bellard
        break;
919 c896fe29 bellard
    case INDEX_op_ld_i32:
920 c896fe29 bellard
        /* movl */
921 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x8b, args[0], args[1], args[2]);
922 c896fe29 bellard
        break;
923 c896fe29 bellard
    case INDEX_op_st8_i32:
924 c896fe29 bellard
        /* movb */
925 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x88, args[0], args[1], args[2]);
926 c896fe29 bellard
        break;
927 c896fe29 bellard
    case INDEX_op_st16_i32:
928 c896fe29 bellard
        /* movw */
929 c896fe29 bellard
        tcg_out8(s, 0x66);
930 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
931 c896fe29 bellard
        break;
932 c896fe29 bellard
    case INDEX_op_st_i32:
933 c896fe29 bellard
        /* movl */
934 c896fe29 bellard
        tcg_out_modrm_offset(s, 0x89, args[0], args[1], args[2]);
935 c896fe29 bellard
        break;
936 c896fe29 bellard
    case INDEX_op_sub_i32:
937 c896fe29 bellard
        c = ARITH_SUB;
938 c896fe29 bellard
        goto gen_arith;
939 c896fe29 bellard
    case INDEX_op_and_i32:
940 c896fe29 bellard
        c = ARITH_AND;
941 c896fe29 bellard
        goto gen_arith;
942 c896fe29 bellard
    case INDEX_op_or_i32:
943 c896fe29 bellard
        c = ARITH_OR;
944 c896fe29 bellard
        goto gen_arith;
945 c896fe29 bellard
    case INDEX_op_xor_i32:
946 c896fe29 bellard
        c = ARITH_XOR;
947 c896fe29 bellard
        goto gen_arith;
948 c896fe29 bellard
    case INDEX_op_add_i32:
949 c896fe29 bellard
        c = ARITH_ADD;
950 c896fe29 bellard
    gen_arith:
951 c896fe29 bellard
        if (const_args[2]) {
952 c896fe29 bellard
            tgen_arithi(s, c, args[0], args[2]);
953 c896fe29 bellard
        } else {
954 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (c << 3), args[2], args[0]);
955 c896fe29 bellard
        }
956 c896fe29 bellard
        break;
957 c896fe29 bellard
    case INDEX_op_mul_i32:
958 c896fe29 bellard
        if (const_args[2]) {
959 c896fe29 bellard
            int32_t val;
960 c896fe29 bellard
            val = args[2];
961 c896fe29 bellard
            if (val == (int8_t)val) {
962 c896fe29 bellard
                tcg_out_modrm(s, 0x6b, args[0], args[0]);
963 c896fe29 bellard
                tcg_out8(s, val);
964 c896fe29 bellard
            } else {
965 c896fe29 bellard
                tcg_out_modrm(s, 0x69, args[0], args[0]);
966 c896fe29 bellard
                tcg_out32(s, val);
967 c896fe29 bellard
            }
968 c896fe29 bellard
        } else {
969 c896fe29 bellard
            tcg_out_modrm(s, 0xaf | P_EXT, args[0], args[2]);
970 c896fe29 bellard
        }
971 c896fe29 bellard
        break;
972 c896fe29 bellard
    case INDEX_op_mulu2_i32:
973 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 4, args[3]);
974 c896fe29 bellard
        break;
975 c896fe29 bellard
    case INDEX_op_div2_i32:
976 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 7, args[4]);
977 c896fe29 bellard
        break;
978 c896fe29 bellard
    case INDEX_op_divu2_i32:
979 c896fe29 bellard
        tcg_out_modrm(s, 0xf7, 6, args[4]);
980 c896fe29 bellard
        break;
981 c896fe29 bellard
    case INDEX_op_shl_i32:
982 c896fe29 bellard
        c = SHIFT_SHL;
983 c896fe29 bellard
    gen_shift32:
984 c896fe29 bellard
        if (const_args[2]) {
985 c896fe29 bellard
            if (args[2] == 1) {
986 c896fe29 bellard
                tcg_out_modrm(s, 0xd1, c, args[0]);
987 c896fe29 bellard
            } else {
988 c896fe29 bellard
                tcg_out_modrm(s, 0xc1, c, args[0]);
989 c896fe29 bellard
                tcg_out8(s, args[2]);
990 c896fe29 bellard
            }
991 c896fe29 bellard
        } else {
992 c896fe29 bellard
            tcg_out_modrm(s, 0xd3, c, args[0]);
993 c896fe29 bellard
        }
994 c896fe29 bellard
        break;
995 c896fe29 bellard
    case INDEX_op_shr_i32:
996 c896fe29 bellard
        c = SHIFT_SHR;
997 c896fe29 bellard
        goto gen_shift32;
998 c896fe29 bellard
    case INDEX_op_sar_i32:
999 c896fe29 bellard
        c = SHIFT_SAR;
1000 c896fe29 bellard
        goto gen_shift32;
1001 c896fe29 bellard
        
1002 c896fe29 bellard
    case INDEX_op_add2_i32:
1003 c896fe29 bellard
        if (const_args[4]) 
1004 c896fe29 bellard
            tgen_arithi(s, ARITH_ADD, args[0], args[4]);
1005 c896fe29 bellard
        else
1006 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADD << 3), args[4], args[0]);
1007 c896fe29 bellard
        if (const_args[5]) 
1008 c896fe29 bellard
            tgen_arithi(s, ARITH_ADC, args[1], args[5]);
1009 c896fe29 bellard
        else
1010 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_ADC << 3), args[5], args[1]);
1011 c896fe29 bellard
        break;
1012 c896fe29 bellard
    case INDEX_op_sub2_i32:
1013 c896fe29 bellard
        if (const_args[4]) 
1014 c896fe29 bellard
            tgen_arithi(s, ARITH_SUB, args[0], args[4]);
1015 c896fe29 bellard
        else
1016 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SUB << 3), args[4], args[0]);
1017 c896fe29 bellard
        if (const_args[5]) 
1018 c896fe29 bellard
            tgen_arithi(s, ARITH_SBB, args[1], args[5]);
1019 c896fe29 bellard
        else
1020 c896fe29 bellard
            tcg_out_modrm(s, 0x01 | (ARITH_SBB << 3), args[5], args[1]);
1021 c896fe29 bellard
        break;
1022 c896fe29 bellard
    case INDEX_op_brcond_i32:
1023 c896fe29 bellard
        tcg_out_brcond(s, args[2], args[0], args[1], const_args[1], args[3]);
1024 c896fe29 bellard
        break;
1025 c896fe29 bellard
    case INDEX_op_brcond2_i32:
1026 c896fe29 bellard
        tcg_out_brcond2(s, args, const_args);
1027 c896fe29 bellard
        break;
1028 c896fe29 bellard
1029 c896fe29 bellard
    case INDEX_op_qemu_ld8u:
1030 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0);
1031 c896fe29 bellard
        break;
1032 c896fe29 bellard
    case INDEX_op_qemu_ld8s:
1033 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 0 | 4);
1034 c896fe29 bellard
        break;
1035 c896fe29 bellard
    case INDEX_op_qemu_ld16u:
1036 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1);
1037 c896fe29 bellard
        break;
1038 c896fe29 bellard
    case INDEX_op_qemu_ld16s:
1039 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 1 | 4);
1040 c896fe29 bellard
        break;
1041 c896fe29 bellard
    case INDEX_op_qemu_ld32u:
1042 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 2);
1043 c896fe29 bellard
        break;
1044 c896fe29 bellard
    case INDEX_op_qemu_ld64:
1045 c896fe29 bellard
        tcg_out_qemu_ld(s, args, 3);
1046 c896fe29 bellard
        break;
1047 c896fe29 bellard
        
1048 c896fe29 bellard
    case INDEX_op_qemu_st8:
1049 c896fe29 bellard
        tcg_out_qemu_st(s, args, 0);
1050 c896fe29 bellard
        break;
1051 c896fe29 bellard
    case INDEX_op_qemu_st16:
1052 c896fe29 bellard
        tcg_out_qemu_st(s, args, 1);
1053 c896fe29 bellard
        break;
1054 c896fe29 bellard
    case INDEX_op_qemu_st32:
1055 c896fe29 bellard
        tcg_out_qemu_st(s, args, 2);
1056 c896fe29 bellard
        break;
1057 c896fe29 bellard
    case INDEX_op_qemu_st64:
1058 c896fe29 bellard
        tcg_out_qemu_st(s, args, 3);
1059 c896fe29 bellard
        break;
1060 c896fe29 bellard
1061 c896fe29 bellard
    default:
1062 c896fe29 bellard
        tcg_abort();
1063 c896fe29 bellard
    }
1064 c896fe29 bellard
}
1065 c896fe29 bellard
1066 c896fe29 bellard
static const TCGTargetOpDef x86_op_defs[] = {
1067 c896fe29 bellard
    { INDEX_op_exit_tb, { } },
1068 c896fe29 bellard
    { INDEX_op_goto_tb, { } },
1069 c896fe29 bellard
    { INDEX_op_call, { "ri" } },
1070 c896fe29 bellard
    { INDEX_op_jmp, { "ri" } },
1071 c896fe29 bellard
    { INDEX_op_br, { } },
1072 c896fe29 bellard
    { INDEX_op_mov_i32, { "r", "r" } },
1073 c896fe29 bellard
    { INDEX_op_movi_i32, { "r" } },
1074 c896fe29 bellard
    { INDEX_op_ld8u_i32, { "r", "r" } },
1075 c896fe29 bellard
    { INDEX_op_ld8s_i32, { "r", "r" } },
1076 c896fe29 bellard
    { INDEX_op_ld16u_i32, { "r", "r" } },
1077 c896fe29 bellard
    { INDEX_op_ld16s_i32, { "r", "r" } },
1078 c896fe29 bellard
    { INDEX_op_ld_i32, { "r", "r" } },
1079 c896fe29 bellard
    { INDEX_op_st8_i32, { "q", "r" } },
1080 c896fe29 bellard
    { INDEX_op_st16_i32, { "r", "r" } },
1081 c896fe29 bellard
    { INDEX_op_st_i32, { "r", "r" } },
1082 c896fe29 bellard
1083 c896fe29 bellard
    { INDEX_op_add_i32, { "r", "0", "ri" } },
1084 c896fe29 bellard
    { INDEX_op_sub_i32, { "r", "0", "ri" } },
1085 c896fe29 bellard
    { INDEX_op_mul_i32, { "r", "0", "ri" } },
1086 c896fe29 bellard
    { INDEX_op_mulu2_i32, { "a", "d", "a", "r" } },
1087 c896fe29 bellard
    { INDEX_op_div2_i32, { "a", "d", "0", "1", "r" } },
1088 c896fe29 bellard
    { INDEX_op_divu2_i32, { "a", "d", "0", "1", "r" } },
1089 c896fe29 bellard
    { INDEX_op_and_i32, { "r", "0", "ri" } },
1090 c896fe29 bellard
    { INDEX_op_or_i32, { "r", "0", "ri" } },
1091 c896fe29 bellard
    { INDEX_op_xor_i32, { "r", "0", "ri" } },
1092 c896fe29 bellard
1093 c896fe29 bellard
    { INDEX_op_shl_i32, { "r", "0", "ci" } },
1094 c896fe29 bellard
    { INDEX_op_shr_i32, { "r", "0", "ci" } },
1095 c896fe29 bellard
    { INDEX_op_sar_i32, { "r", "0", "ci" } },
1096 c896fe29 bellard
1097 c896fe29 bellard
    { INDEX_op_brcond_i32, { "r", "ri" } },
1098 c896fe29 bellard
1099 c896fe29 bellard
    { INDEX_op_add2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1100 c896fe29 bellard
    { INDEX_op_sub2_i32, { "r", "r", "0", "1", "ri", "ri" } },
1101 c896fe29 bellard
    { INDEX_op_brcond2_i32, { "r", "r", "ri", "ri" } },
1102 c896fe29 bellard
1103 c896fe29 bellard
#if TARGET_LONG_BITS == 32
1104 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L" } },
1105 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L" } },
1106 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L" } },
1107 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L" } },
1108 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L" } },
1109 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L" } },
1110 c896fe29 bellard
1111 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L" } },
1112 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L" } },
1113 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L" } },
1114 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L" } },
1115 c896fe29 bellard
#else
1116 c896fe29 bellard
    { INDEX_op_qemu_ld8u, { "r", "L", "L" } },
1117 c896fe29 bellard
    { INDEX_op_qemu_ld8s, { "r", "L", "L" } },
1118 c896fe29 bellard
    { INDEX_op_qemu_ld16u, { "r", "L", "L" } },
1119 c896fe29 bellard
    { INDEX_op_qemu_ld16s, { "r", "L", "L" } },
1120 c896fe29 bellard
    { INDEX_op_qemu_ld32u, { "r", "L", "L" } },
1121 c896fe29 bellard
    { INDEX_op_qemu_ld64, { "r", "r", "L", "L" } },
1122 c896fe29 bellard
1123 c896fe29 bellard
    { INDEX_op_qemu_st8, { "cb", "L", "L" } },
1124 c896fe29 bellard
    { INDEX_op_qemu_st16, { "L", "L", "L" } },
1125 c896fe29 bellard
    { INDEX_op_qemu_st32, { "L", "L", "L" } },
1126 c896fe29 bellard
    { INDEX_op_qemu_st64, { "L", "L", "L", "L" } },
1127 c896fe29 bellard
#endif
1128 c896fe29 bellard
    { -1 },
1129 c896fe29 bellard
};
1130 c896fe29 bellard
1131 b03cce8e bellard
static int tcg_target_callee_save_regs[] = {
1132 b03cce8e bellard
    /*    TCG_REG_EBP, */ /* currently used for the global env, so no
1133 b03cce8e bellard
                             need to save */
1134 b03cce8e bellard
    TCG_REG_EBX,
1135 b03cce8e bellard
    TCG_REG_ESI,
1136 b03cce8e bellard
    TCG_REG_EDI,
1137 b03cce8e bellard
};
1138 b03cce8e bellard
1139 b03cce8e bellard
static inline void tcg_out_push(TCGContext *s, int reg)
1140 b03cce8e bellard
{
1141 b03cce8e bellard
    tcg_out_opc(s, 0x50 + reg);
1142 b03cce8e bellard
}
1143 b03cce8e bellard
1144 b03cce8e bellard
static inline void tcg_out_pop(TCGContext *s, int reg)
1145 b03cce8e bellard
{
1146 b03cce8e bellard
    tcg_out_opc(s, 0x58 + reg);
1147 b03cce8e bellard
}
1148 b03cce8e bellard
1149 b03cce8e bellard
/* Generate global QEMU prologue and epilogue code */
1150 b03cce8e bellard
void tcg_target_qemu_prologue(TCGContext *s)
1151 b03cce8e bellard
{
1152 b03cce8e bellard
    int i, frame_size, push_size, stack_addend;
1153 b03cce8e bellard
    
1154 b03cce8e bellard
    /* TB prologue */
1155 b03cce8e bellard
    /* save all callee saved registers */
1156 b03cce8e bellard
    for(i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1157 b03cce8e bellard
        tcg_out_push(s, tcg_target_callee_save_regs[i]);
1158 b03cce8e bellard
    }
1159 b03cce8e bellard
    /* reserve some stack space */
1160 b03cce8e bellard
    push_size = 4 + ARRAY_SIZE(tcg_target_callee_save_regs) * 4;
1161 b03cce8e bellard
    frame_size = push_size + TCG_STATIC_CALL_ARGS_SIZE;
1162 b03cce8e bellard
    frame_size = (frame_size + TCG_TARGET_STACK_ALIGN - 1) & 
1163 b03cce8e bellard
        ~(TCG_TARGET_STACK_ALIGN - 1);
1164 b03cce8e bellard
    stack_addend = frame_size - push_size;
1165 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_ESP, -stack_addend);
1166 b03cce8e bellard
1167 b03cce8e bellard
    tcg_out_modrm(s, 0xff, 4, TCG_REG_EAX); /* jmp *%eax */
1168 b03cce8e bellard
    
1169 b03cce8e bellard
    /* TB epilogue */
1170 b03cce8e bellard
    tb_ret_addr = s->code_ptr;
1171 b03cce8e bellard
    tcg_out_addi(s, TCG_REG_ESP, stack_addend);
1172 b03cce8e bellard
    for(i = ARRAY_SIZE(tcg_target_callee_save_regs) - 1; i >= 0; i--) {
1173 b03cce8e bellard
        tcg_out_pop(s, tcg_target_callee_save_regs[i]);
1174 b03cce8e bellard
    }
1175 b03cce8e bellard
    tcg_out8(s, 0xc3); /* ret */
1176 b03cce8e bellard
}
1177 b03cce8e bellard
1178 c896fe29 bellard
void tcg_target_init(TCGContext *s)
1179 c896fe29 bellard
{
1180 c896fe29 bellard
    /* fail safe */
1181 c896fe29 bellard
    if ((1 << CPU_TLB_ENTRY_BITS) != sizeof(CPUTLBEntry))
1182 c896fe29 bellard
        tcg_abort();
1183 c896fe29 bellard
1184 c896fe29 bellard
    tcg_regset_set32(tcg_target_available_regs[TCG_TYPE_I32], 0, 0xff);
1185 c896fe29 bellard
    tcg_regset_set32(tcg_target_call_clobber_regs, 0,
1186 c896fe29 bellard
                     (1 << TCG_REG_EAX) | 
1187 c896fe29 bellard
                     (1 << TCG_REG_EDX) | 
1188 c896fe29 bellard
                     (1 << TCG_REG_ECX));
1189 c896fe29 bellard
    
1190 c896fe29 bellard
    tcg_regset_clear(s->reserved_regs);
1191 c896fe29 bellard
    tcg_regset_set_reg(s->reserved_regs, TCG_REG_ESP);
1192 c896fe29 bellard
1193 c896fe29 bellard
    tcg_add_target_add_op_defs(x86_op_defs);
1194 c896fe29 bellard
}