root / hw / ppc_prep.c @ 9fddaa0c
History | View | Annotate | Download (28.9 kB)
1 | 9a64fbe4 | bellard | /*
|
---|---|---|---|
2 | a541f297 | bellard | * QEMU PPC PREP hardware System Emulator
|
3 | a541f297 | bellard | *
|
4 | a541f297 | bellard | * Copyright (c) 2003-2004 Jocelyn Mayer
|
5 | a541f297 | bellard | *
|
6 | a541f297 | bellard | * Permission is hereby granted, free of charge, to any person obtaining a copy
|
7 | a541f297 | bellard | * of this software and associated documentation files (the "Software"), to deal
|
8 | a541f297 | bellard | * in the Software without restriction, including without limitation the rights
|
9 | a541f297 | bellard | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
10 | a541f297 | bellard | * copies of the Software, and to permit persons to whom the Software is
|
11 | a541f297 | bellard | * furnished to do so, subject to the following conditions:
|
12 | a541f297 | bellard | *
|
13 | a541f297 | bellard | * The above copyright notice and this permission notice shall be included in
|
14 | a541f297 | bellard | * all copies or substantial portions of the Software.
|
15 | a541f297 | bellard | *
|
16 | a541f297 | bellard | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
17 | a541f297 | bellard | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
18 | a541f297 | bellard | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
19 | a541f297 | bellard | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
20 | a541f297 | bellard | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
21 | a541f297 | bellard | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
22 | a541f297 | bellard | * THE SOFTWARE.
|
23 | 9a64fbe4 | bellard | */
|
24 | 9a64fbe4 | bellard | #include "vl.h" |
25 | a541f297 | bellard | #include "m48t59.h" |
26 | 9a64fbe4 | bellard | |
27 | 9fddaa0c | bellard | /* XXX: move all TB related stuff in ppc_prep.c and suppress ppc.c ? */
|
28 | 9fddaa0c | bellard | ppc_tb_t *cpu_ppc_tb_init (CPUPPCState *env, uint32_t freq); |
29 | 9fddaa0c | bellard | |
30 | 9a64fbe4 | bellard | //#define HARD_DEBUG_PPC_IO
|
31 | a541f297 | bellard | //#define DEBUG_PPC_IO
|
32 | 9a64fbe4 | bellard | |
33 | 9a64fbe4 | bellard | extern int loglevel; |
34 | 9a64fbe4 | bellard | extern FILE *logfile;
|
35 | 9a64fbe4 | bellard | |
36 | 9a64fbe4 | bellard | #if defined (HARD_DEBUG_PPC_IO) && !defined (DEBUG_PPC_IO)
|
37 | 9a64fbe4 | bellard | #define DEBUG_PPC_IO
|
38 | 9a64fbe4 | bellard | #endif
|
39 | 9a64fbe4 | bellard | |
40 | 9a64fbe4 | bellard | #if defined (HARD_DEBUG_PPC_IO)
|
41 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) \
|
42 | 9a64fbe4 | bellard | do { \
|
43 | 9a64fbe4 | bellard | if (loglevel > 0) { \ |
44 | 9a64fbe4 | bellard | fprintf(logfile, "%s: " fmt, __func__ , ##args); \ |
45 | 9a64fbe4 | bellard | } else { \
|
46 | 9a64fbe4 | bellard | printf("%s : " fmt, __func__ , ##args); \ |
47 | 9a64fbe4 | bellard | } \ |
48 | 9a64fbe4 | bellard | } while (0) |
49 | 9a64fbe4 | bellard | #elif defined (DEBUG_PPC_IO)
|
50 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) \
|
51 | 9a64fbe4 | bellard | do { \
|
52 | 9a64fbe4 | bellard | if (loglevel > 0) { \ |
53 | 9a64fbe4 | bellard | fprintf(logfile, "%s: " fmt, __func__ , ##args); \ |
54 | 9a64fbe4 | bellard | } \ |
55 | 9a64fbe4 | bellard | } while (0) |
56 | 9a64fbe4 | bellard | #else
|
57 | 9a64fbe4 | bellard | #define PPC_IO_DPRINTF(fmt, args...) do { } while (0) |
58 | 9a64fbe4 | bellard | #endif
|
59 | 9a64fbe4 | bellard | |
60 | a541f297 | bellard | #define BIOS_FILENAME "ppc_rom.bin" |
61 | a541f297 | bellard | |
62 | a541f297 | bellard | #define KERNEL_LOAD_ADDR 0x00000000 |
63 | a541f297 | bellard | #define KERNEL_STACK_ADDR 0x00400000 |
64 | a541f297 | bellard | #define INITRD_LOAD_ADDR 0x00800000 |
65 | a541f297 | bellard | |
66 | a541f297 | bellard | int load_kernel(const char *filename, uint8_t *addr, |
67 | a541f297 | bellard | uint8_t *real_addr) |
68 | a541f297 | bellard | { |
69 | a541f297 | bellard | int fd, size;
|
70 | a541f297 | bellard | int setup_sects;
|
71 | a541f297 | bellard | |
72 | a541f297 | bellard | fd = open(filename, O_RDONLY); |
73 | a541f297 | bellard | if (fd < 0) |
74 | a541f297 | bellard | return -1; |
75 | a541f297 | bellard | |
76 | a541f297 | bellard | /* load 16 bit code */
|
77 | a541f297 | bellard | if (read(fd, real_addr, 512) != 512) |
78 | a541f297 | bellard | goto fail;
|
79 | a541f297 | bellard | setup_sects = real_addr[0x1F1];
|
80 | a541f297 | bellard | if (!setup_sects)
|
81 | a541f297 | bellard | setup_sects = 4;
|
82 | a541f297 | bellard | if (read(fd, real_addr + 512, setup_sects * 512) != |
83 | a541f297 | bellard | setup_sects * 512)
|
84 | a541f297 | bellard | goto fail;
|
85 | a541f297 | bellard | |
86 | a541f297 | bellard | /* load 32 bit code */
|
87 | a541f297 | bellard | size = read(fd, addr, 16 * 1024 * 1024); |
88 | a541f297 | bellard | if (size < 0) |
89 | a541f297 | bellard | goto fail;
|
90 | a541f297 | bellard | close(fd); |
91 | a541f297 | bellard | return size;
|
92 | a541f297 | bellard | fail:
|
93 | a541f297 | bellard | close(fd); |
94 | a541f297 | bellard | return -1; |
95 | a541f297 | bellard | } |
96 | a541f297 | bellard | |
97 | a541f297 | bellard | static const int ide_iobase[2] = { 0x1f0, 0x170 }; |
98 | a541f297 | bellard | static const int ide_iobase2[2] = { 0x3f6, 0x376 }; |
99 | a541f297 | bellard | static const int ide_irq[2] = { 13, 13 }; |
100 | a541f297 | bellard | |
101 | a541f297 | bellard | #define NE2000_NB_MAX 6 |
102 | a541f297 | bellard | |
103 | a541f297 | bellard | static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; |
104 | a541f297 | bellard | static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; |
105 | 9a64fbe4 | bellard | |
106 | 9a64fbe4 | bellard | /* IO ports emulation */
|
107 | 9a64fbe4 | bellard | #define PPC_IO_BASE 0x80000000 |
108 | 9a64fbe4 | bellard | |
109 | 2e12669a | bellard | static void PPC_io_writeb (target_phys_addr_t addr, uint32_t value) |
110 | 9a64fbe4 | bellard | { |
111 | 9a64fbe4 | bellard | /* Don't polute serial port output */
|
112 | a541f297 | bellard | #if 0
|
113 | 9a64fbe4 | bellard | if ((addr < 0x800003F0 || addr > 0x80000400) &&
|
114 | 9a64fbe4 | bellard | (addr < 0x80000074 || addr > 0x80000077) &&
|
115 | 9a64fbe4 | bellard | (addr < 0x80000020 || addr > 0x80000021) &&
|
116 | 9a64fbe4 | bellard | (addr < 0x800000a0 || addr > 0x800000a1) &&
|
117 | 9a64fbe4 | bellard | (addr < 0x800001f0 || addr > 0x800001f7) &&
|
118 | a541f297 | bellard | (addr < 0x80000170 || addr > 0x80000177))
|
119 | a541f297 | bellard | #endif
|
120 | a541f297 | bellard | { |
121 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%02x\n", addr - PPC_IO_BASE, value);
|
122 | 9a64fbe4 | bellard | } |
123 | 9a64fbe4 | bellard | cpu_outb(NULL, addr - PPC_IO_BASE, value);
|
124 | 9a64fbe4 | bellard | } |
125 | 9a64fbe4 | bellard | |
126 | 2e12669a | bellard | static uint32_t PPC_io_readb (target_phys_addr_t addr)
|
127 | 9a64fbe4 | bellard | { |
128 | 9a64fbe4 | bellard | uint32_t ret = cpu_inb(NULL, addr - PPC_IO_BASE);
|
129 | 9a64fbe4 | bellard | |
130 | a541f297 | bellard | #if 0
|
131 | 9a64fbe4 | bellard | if ((addr < 0x800003F0 || addr > 0x80000400) &&
|
132 | 9a64fbe4 | bellard | (addr < 0x80000074 || addr > 0x80000077) &&
|
133 | 9a64fbe4 | bellard | (addr < 0x80000020 || addr > 0x80000021) &&
|
134 | 9a64fbe4 | bellard | (addr < 0x800000a0 || addr > 0x800000a1) &&
|
135 | 9a64fbe4 | bellard | (addr < 0x800001f0 || addr > 0x800001f7) &&
|
136 | 9a64fbe4 | bellard | (addr < 0x80000170 || addr > 0x80000177) &&
|
137 | a541f297 | bellard | (addr < 0x8000060 || addr > 0x8000064))
|
138 | a541f297 | bellard | #endif
|
139 | a541f297 | bellard | { |
140 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%02x\n", addr - PPC_IO_BASE, ret);
|
141 | 9a64fbe4 | bellard | } |
142 | 9a64fbe4 | bellard | return ret;
|
143 | 9a64fbe4 | bellard | } |
144 | 9a64fbe4 | bellard | |
145 | 2e12669a | bellard | static void PPC_io_writew (target_phys_addr_t addr, uint32_t value) |
146 | 9a64fbe4 | bellard | { |
147 | 9a64fbe4 | bellard | if ((addr < 0x800001f0 || addr > 0x800001f7) && |
148 | 9a64fbe4 | bellard | (addr < 0x80000170 || addr > 0x80000177)) { |
149 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%04x\n", addr - PPC_IO_BASE, value);
|
150 | 9a64fbe4 | bellard | } |
151 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
152 | f658b4db | bellard | value = bswap16(value); |
153 | f658b4db | bellard | #endif
|
154 | 9a64fbe4 | bellard | cpu_outw(NULL, addr - PPC_IO_BASE, value);
|
155 | 9a64fbe4 | bellard | } |
156 | 9a64fbe4 | bellard | |
157 | 2e12669a | bellard | static uint32_t PPC_io_readw (target_phys_addr_t addr)
|
158 | 9a64fbe4 | bellard | { |
159 | 9a64fbe4 | bellard | uint32_t ret = cpu_inw(NULL, addr - PPC_IO_BASE);
|
160 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
161 | f658b4db | bellard | ret = bswap16(ret); |
162 | f658b4db | bellard | #endif
|
163 | 9a64fbe4 | bellard | if ((addr < 0x800001f0 || addr > 0x800001f7) && |
164 | 9a64fbe4 | bellard | (addr < 0x80000170 || addr > 0x80000177)) { |
165 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%04x\n", addr - PPC_IO_BASE, ret);
|
166 | 9a64fbe4 | bellard | } |
167 | 9a64fbe4 | bellard | return ret;
|
168 | 9a64fbe4 | bellard | } |
169 | 9a64fbe4 | bellard | |
170 | 2e12669a | bellard | static void PPC_io_writel (target_phys_addr_t addr, uint32_t value) |
171 | 9a64fbe4 | bellard | { |
172 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%08x\n", addr - PPC_IO_BASE, value);
|
173 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
174 | f658b4db | bellard | value = bswap32(value); |
175 | f658b4db | bellard | #endif
|
176 | 9a64fbe4 | bellard | cpu_outl(NULL, addr - PPC_IO_BASE, value);
|
177 | 9a64fbe4 | bellard | } |
178 | 9a64fbe4 | bellard | |
179 | 2e12669a | bellard | static uint32_t PPC_io_readl (target_phys_addr_t addr)
|
180 | 9a64fbe4 | bellard | { |
181 | 9a64fbe4 | bellard | uint32_t ret = cpu_inl(NULL, addr - PPC_IO_BASE);
|
182 | 9a64fbe4 | bellard | |
183 | f658b4db | bellard | #ifdef TARGET_WORDS_BIGENDIAN
|
184 | f658b4db | bellard | ret = bswap32(ret); |
185 | f658b4db | bellard | #endif
|
186 | 9a64fbe4 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%08x\n", addr - PPC_IO_BASE, ret);
|
187 | 9a64fbe4 | bellard | return ret;
|
188 | 9a64fbe4 | bellard | } |
189 | 9a64fbe4 | bellard | |
190 | 9a64fbe4 | bellard | static CPUWriteMemoryFunc *PPC_io_write[] = {
|
191 | 9a64fbe4 | bellard | &PPC_io_writeb, |
192 | 9a64fbe4 | bellard | &PPC_io_writew, |
193 | 9a64fbe4 | bellard | &PPC_io_writel, |
194 | 9a64fbe4 | bellard | }; |
195 | 9a64fbe4 | bellard | |
196 | 9a64fbe4 | bellard | static CPUReadMemoryFunc *PPC_io_read[] = {
|
197 | 9a64fbe4 | bellard | &PPC_io_readb, |
198 | 9a64fbe4 | bellard | &PPC_io_readw, |
199 | 9a64fbe4 | bellard | &PPC_io_readl, |
200 | 9a64fbe4 | bellard | }; |
201 | 9a64fbe4 | bellard | |
202 | 9a64fbe4 | bellard | /* Read-only register (?) */
|
203 | 2e12669a | bellard | static void _PPC_ioB_write (target_phys_addr_t addr, uint32_t value) |
204 | 9a64fbe4 | bellard | { |
205 | a541f297 | bellard | // printf("%s: 0x%08x => 0x%08x\n", __func__, addr, value);
|
206 | 9a64fbe4 | bellard | } |
207 | 9a64fbe4 | bellard | |
208 | 2e12669a | bellard | static uint32_t _PPC_ioB_read (target_phys_addr_t addr)
|
209 | 9a64fbe4 | bellard | { |
210 | 9a64fbe4 | bellard | uint32_t retval = 0;
|
211 | 9a64fbe4 | bellard | |
212 | 9a64fbe4 | bellard | if (addr == 0xBFFFFFF0) |
213 | 9a64fbe4 | bellard | retval = pic_intack_read(NULL);
|
214 | a541f297 | bellard | // printf("%s: 0x%08x <= %d\n", __func__, addr, retval);
|
215 | 9a64fbe4 | bellard | |
216 | 9a64fbe4 | bellard | return retval;
|
217 | 9a64fbe4 | bellard | } |
218 | 9a64fbe4 | bellard | |
219 | 9a64fbe4 | bellard | static CPUWriteMemoryFunc *PPC_ioB_write[] = {
|
220 | 9a64fbe4 | bellard | &_PPC_ioB_write, |
221 | 9a64fbe4 | bellard | &_PPC_ioB_write, |
222 | 9a64fbe4 | bellard | &_PPC_ioB_write, |
223 | 9a64fbe4 | bellard | }; |
224 | 9a64fbe4 | bellard | |
225 | 9a64fbe4 | bellard | static CPUReadMemoryFunc *PPC_ioB_read[] = {
|
226 | 9a64fbe4 | bellard | &_PPC_ioB_read, |
227 | 9a64fbe4 | bellard | &_PPC_ioB_read, |
228 | 9a64fbe4 | bellard | &_PPC_ioB_read, |
229 | 9a64fbe4 | bellard | }; |
230 | 9a64fbe4 | bellard | |
231 | 9a64fbe4 | bellard | #if 0
|
232 | 9a64fbe4 | bellard | static CPUWriteMemoryFunc *PPC_io3_write[] = {
|
233 | 9a64fbe4 | bellard | &PPC_io3_writeb,
|
234 | 9a64fbe4 | bellard | &PPC_io3_writew,
|
235 | 9a64fbe4 | bellard | &PPC_io3_writel,
|
236 | 9a64fbe4 | bellard | };
|
237 | 9a64fbe4 | bellard | |
238 | 9a64fbe4 | bellard | static CPUReadMemoryFunc *PPC_io3_read[] = {
|
239 | 9a64fbe4 | bellard | &PPC_io3_readb,
|
240 | 9a64fbe4 | bellard | &PPC_io3_readw,
|
241 | 9a64fbe4 | bellard | &PPC_io3_readl,
|
242 | 9a64fbe4 | bellard | };
|
243 | 9a64fbe4 | bellard | #endif
|
244 | 9a64fbe4 | bellard | |
245 | 9a64fbe4 | bellard | /* Fake super-io ports for PREP platform (Intel 82378ZB) */
|
246 | 9a64fbe4 | bellard | static uint8_t PREP_fake_io[2]; |
247 | 9a64fbe4 | bellard | static uint8_t NVRAM_lock;
|
248 | 9a64fbe4 | bellard | |
249 | a541f297 | bellard | static void PREP_io_write (void *opaque, uint32_t addr, uint32_t val) |
250 | 9a64fbe4 | bellard | { |
251 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%08x\n", addr - PPC_IO_BASE, val);
|
252 | 9a64fbe4 | bellard | PREP_fake_io[addr - 0x0398] = val;
|
253 | 9a64fbe4 | bellard | } |
254 | 9a64fbe4 | bellard | |
255 | a541f297 | bellard | static uint32_t PREP_io_read (void *opaque, uint32_t addr) |
256 | 9a64fbe4 | bellard | { |
257 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%08x\n", addr - PPC_IO_BASE, PREP_fake_io[addr - 0x0398]); |
258 | 9a64fbe4 | bellard | return PREP_fake_io[addr - 0x0398]; |
259 | 9a64fbe4 | bellard | } |
260 | 9a64fbe4 | bellard | |
261 | 9a64fbe4 | bellard | static uint8_t syscontrol;
|
262 | 9a64fbe4 | bellard | |
263 | a541f297 | bellard | static void PREP_io_800_writeb (void *opaque, uint32_t addr, uint32_t val) |
264 | 9a64fbe4 | bellard | { |
265 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x => 0x%08x\n", addr - PPC_IO_BASE, val);
|
266 | 9a64fbe4 | bellard | switch (addr) {
|
267 | 9a64fbe4 | bellard | case 0x0092: |
268 | 9a64fbe4 | bellard | /* Special port 92 */
|
269 | 9a64fbe4 | bellard | /* Check soft reset asked */
|
270 | 9a64fbe4 | bellard | if (val & 0x80) { |
271 | 9a64fbe4 | bellard | printf("Soft reset asked... Stop emulation\n");
|
272 | 9a64fbe4 | bellard | abort(); |
273 | 9a64fbe4 | bellard | } |
274 | 9a64fbe4 | bellard | /* Check LE mode */
|
275 | 9a64fbe4 | bellard | if (val & 0x40) { |
276 | 9a64fbe4 | bellard | printf("Little Endian mode isn't supported (yet ?)\n");
|
277 | 9a64fbe4 | bellard | abort(); |
278 | 9a64fbe4 | bellard | } |
279 | 9a64fbe4 | bellard | break;
|
280 | 9a64fbe4 | bellard | case 0x0808: |
281 | 9a64fbe4 | bellard | /* Hardfile light register: don't care */
|
282 | 9a64fbe4 | bellard | break;
|
283 | 9a64fbe4 | bellard | case 0x0810: |
284 | 9a64fbe4 | bellard | /* Password protect 1 register */
|
285 | 9a64fbe4 | bellard | NVRAM_lock ^= 0x01;
|
286 | 9a64fbe4 | bellard | break;
|
287 | 9a64fbe4 | bellard | case 0x0812: |
288 | 9a64fbe4 | bellard | /* Password protect 2 register */
|
289 | 9a64fbe4 | bellard | NVRAM_lock ^= 0x02;
|
290 | 9a64fbe4 | bellard | break;
|
291 | 9a64fbe4 | bellard | case 0x0814: |
292 | 9a64fbe4 | bellard | /* L2 invalidate register: don't care */
|
293 | 9a64fbe4 | bellard | break;
|
294 | 9a64fbe4 | bellard | case 0x081C: |
295 | 9a64fbe4 | bellard | /* system control register */
|
296 | 9a64fbe4 | bellard | syscontrol = val; |
297 | 9a64fbe4 | bellard | break;
|
298 | 9a64fbe4 | bellard | case 0x0850: |
299 | 9a64fbe4 | bellard | /* I/O map type register */
|
300 | 9a64fbe4 | bellard | if (val & 0x80) { |
301 | 9a64fbe4 | bellard | printf("No support for non-continuous I/O map mode\n");
|
302 | 9a64fbe4 | bellard | abort(); |
303 | 9a64fbe4 | bellard | } |
304 | 9a64fbe4 | bellard | break;
|
305 | 9a64fbe4 | bellard | default:
|
306 | 9a64fbe4 | bellard | break;
|
307 | 9a64fbe4 | bellard | } |
308 | 9a64fbe4 | bellard | } |
309 | 9a64fbe4 | bellard | |
310 | a541f297 | bellard | static uint32_t PREP_io_800_readb (void *opaque, uint32_t addr) |
311 | 9a64fbe4 | bellard | { |
312 | 9a64fbe4 | bellard | uint32_t retval = 0xFF;
|
313 | 9a64fbe4 | bellard | |
314 | 9a64fbe4 | bellard | switch (addr) {
|
315 | 9a64fbe4 | bellard | case 0x0092: |
316 | 9a64fbe4 | bellard | /* Special port 92 */
|
317 | 9a64fbe4 | bellard | retval = 0x40;
|
318 | 9a64fbe4 | bellard | break;
|
319 | 9a64fbe4 | bellard | case 0x080C: |
320 | 9a64fbe4 | bellard | /* Equipment present register:
|
321 | 9a64fbe4 | bellard | * no L2 cache
|
322 | 9a64fbe4 | bellard | * no upgrade processor
|
323 | 9a64fbe4 | bellard | * no cards in PCI slots
|
324 | 9a64fbe4 | bellard | * SCSI fuse is bad
|
325 | 9a64fbe4 | bellard | */
|
326 | 9a64fbe4 | bellard | retval = 0xFC;
|
327 | 9a64fbe4 | bellard | break;
|
328 | 9a64fbe4 | bellard | case 0x0818: |
329 | 9a64fbe4 | bellard | /* Keylock */
|
330 | 9a64fbe4 | bellard | retval = 0x00;
|
331 | 9a64fbe4 | bellard | break;
|
332 | 9a64fbe4 | bellard | case 0x081C: |
333 | 9a64fbe4 | bellard | /* system control register
|
334 | 9a64fbe4 | bellard | * 7 - 6 / 1 - 0: L2 cache enable
|
335 | 9a64fbe4 | bellard | */
|
336 | 9a64fbe4 | bellard | retval = syscontrol; |
337 | 9a64fbe4 | bellard | break;
|
338 | 9a64fbe4 | bellard | case 0x0823: |
339 | 9a64fbe4 | bellard | /* */
|
340 | 9a64fbe4 | bellard | retval = 0x03; /* no L2 cache */ |
341 | 9a64fbe4 | bellard | break;
|
342 | 9a64fbe4 | bellard | case 0x0850: |
343 | 9a64fbe4 | bellard | /* I/O map type register */
|
344 | 9a64fbe4 | bellard | retval = 0x00;
|
345 | 9a64fbe4 | bellard | break;
|
346 | 9a64fbe4 | bellard | default:
|
347 | 9a64fbe4 | bellard | break;
|
348 | 9a64fbe4 | bellard | } |
349 | a541f297 | bellard | PPC_IO_DPRINTF("0x%08x <= 0x%08x\n", addr - PPC_IO_BASE, retval);
|
350 | 9a64fbe4 | bellard | |
351 | 9a64fbe4 | bellard | return retval;
|
352 | 9a64fbe4 | bellard | } |
353 | 9a64fbe4 | bellard | |
354 | a541f297 | bellard | #define NVRAM_SIZE 0x2000 |
355 | a541f297 | bellard | #define NVRAM_END 0x1FF0 |
356 | a541f297 | bellard | #define NVRAM_OSAREA_SIZE 512 |
357 | a541f297 | bellard | #define NVRAM_CONFSIZE 1024 |
358 | 9a64fbe4 | bellard | |
359 | c5df018e | bellard | static inline void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value) |
360 | a541f297 | bellard | { |
361 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
362 | c5df018e | bellard | m48t59_write(nvram, value); |
363 | a541f297 | bellard | } |
364 | a541f297 | bellard | |
365 | c5df018e | bellard | static inline uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr) |
366 | a541f297 | bellard | { |
367 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
368 | c5df018e | bellard | return m48t59_read(nvram);
|
369 | a541f297 | bellard | } |
370 | a541f297 | bellard | |
371 | c5df018e | bellard | static inline void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value) |
372 | a541f297 | bellard | { |
373 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
374 | c5df018e | bellard | m48t59_write(nvram, value >> 8);
|
375 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
376 | c5df018e | bellard | m48t59_write(nvram, value & 0xFF);
|
377 | a541f297 | bellard | } |
378 | 9a64fbe4 | bellard | |
379 | c5df018e | bellard | static inline uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr) |
380 | 9a64fbe4 | bellard | { |
381 | a541f297 | bellard | uint16_t tmp; |
382 | a541f297 | bellard | |
383 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
384 | c5df018e | bellard | tmp = m48t59_read(nvram) << 8;
|
385 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
386 | c5df018e | bellard | tmp |= m48t59_read(nvram); |
387 | a541f297 | bellard | |
388 | a541f297 | bellard | return tmp;
|
389 | 9a64fbe4 | bellard | } |
390 | 9a64fbe4 | bellard | |
391 | c5df018e | bellard | static inline void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, |
392 | a541f297 | bellard | uint32_t value) |
393 | 9a64fbe4 | bellard | { |
394 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
395 | c5df018e | bellard | m48t59_write(nvram, value >> 24);
|
396 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
397 | c5df018e | bellard | m48t59_write(nvram, (value >> 16) & 0xFF); |
398 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 2);
|
399 | c5df018e | bellard | m48t59_write(nvram, (value >> 8) & 0xFF); |
400 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 3);
|
401 | c5df018e | bellard | m48t59_write(nvram, value & 0xFF);
|
402 | a541f297 | bellard | } |
403 | 9a64fbe4 | bellard | |
404 | c5df018e | bellard | static inline uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr) |
405 | a541f297 | bellard | { |
406 | a541f297 | bellard | uint32_t tmp; |
407 | a541f297 | bellard | |
408 | c5df018e | bellard | m48t59_set_addr(nvram, addr); |
409 | c5df018e | bellard | tmp = m48t59_read(nvram) << 24;
|
410 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 1);
|
411 | c5df018e | bellard | tmp |= m48t59_read(nvram) << 16;
|
412 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 2);
|
413 | c5df018e | bellard | tmp |= m48t59_read(nvram) << 8;
|
414 | c5df018e | bellard | m48t59_set_addr(nvram, addr + 3);
|
415 | c5df018e | bellard | tmp |= m48t59_read(nvram); |
416 | a541f297 | bellard | |
417 | a541f297 | bellard | return tmp;
|
418 | 9a64fbe4 | bellard | } |
419 | 9a64fbe4 | bellard | |
420 | a541f297 | bellard | static uint16_t NVRAM_crc_update (uint16_t prev, uint16_t value)
|
421 | 9a64fbe4 | bellard | { |
422 | a541f297 | bellard | uint16_t tmp; |
423 | a541f297 | bellard | uint16_t pd, pd1, pd2; |
424 | a541f297 | bellard | |
425 | a541f297 | bellard | tmp = prev >> 8;
|
426 | a541f297 | bellard | pd = prev ^ value; |
427 | a541f297 | bellard | pd1 = pd & 0x000F;
|
428 | a541f297 | bellard | pd2 = ((pd >> 4) & 0x000F) ^ pd1; |
429 | a541f297 | bellard | tmp ^= (pd1 << 3) | (pd1 << 8); |
430 | a541f297 | bellard | tmp ^= pd2 | (pd2 << 7) | (pd2 << 12); |
431 | a541f297 | bellard | |
432 | a541f297 | bellard | return tmp;
|
433 | a541f297 | bellard | } |
434 | a541f297 | bellard | |
435 | c5df018e | bellard | static void NVRAM_set_crc (m48t59_t *nvram, uint32_t addr, |
436 | a541f297 | bellard | uint32_t start, uint32_t count) |
437 | a541f297 | bellard | { |
438 | a541f297 | bellard | uint32_t i; |
439 | a541f297 | bellard | uint16_t crc = 0xFFFF;
|
440 | a541f297 | bellard | int odd = 0; |
441 | a541f297 | bellard | |
442 | a541f297 | bellard | if (count & 1) |
443 | a541f297 | bellard | odd = 1;
|
444 | a541f297 | bellard | count &= ~1;
|
445 | a541f297 | bellard | for (i = 0; i != count; i++) { |
446 | c5df018e | bellard | crc = NVRAM_crc_update(crc, NVRAM_get_word(nvram, start + i)); |
447 | a541f297 | bellard | } |
448 | a541f297 | bellard | if (odd) {
|
449 | c5df018e | bellard | crc = NVRAM_crc_update(crc, NVRAM_get_byte(nvram, start + i) << 8);
|
450 | a541f297 | bellard | } |
451 | c5df018e | bellard | NVRAM_set_word(nvram, addr, crc); |
452 | a541f297 | bellard | } |
453 | a541f297 | bellard | |
454 | a541f297 | bellard | static void prep_NVRAM_init (void) |
455 | a541f297 | bellard | { |
456 | c5df018e | bellard | m48t59_t *nvram; |
457 | a541f297 | bellard | |
458 | c5df018e | bellard | nvram = m48t59_init(8, 0x0074, NVRAM_SIZE); |
459 | 9a64fbe4 | bellard | /* NVRAM header */
|
460 | 9a64fbe4 | bellard | /* 0x00: NVRAM size in kB */
|
461 | c5df018e | bellard | NVRAM_set_word(nvram, 0x00, NVRAM_SIZE >> 10); |
462 | 9a64fbe4 | bellard | /* 0x02: NVRAM version */
|
463 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x02, 0x01); |
464 | 9a64fbe4 | bellard | /* 0x03: NVRAM revision */
|
465 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x03, 0x01); |
466 | 9a64fbe4 | bellard | /* 0x08: last OS */
|
467 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x08, 0x00); /* Unknown */ |
468 | 9a64fbe4 | bellard | /* 0x09: endian */
|
469 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x09, 'B'); /* Big-endian */ |
470 | a541f297 | bellard | /* 0x0A: OSArea usage */
|
471 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x0A, 0x00); /* Empty */ |
472 | 9a64fbe4 | bellard | /* 0x0B: PM mode */
|
473 | c5df018e | bellard | NVRAM_set_byte(nvram, 0x0B, 0x00); /* Normal */ |
474 | 9a64fbe4 | bellard | /* Restart block description record */
|
475 | 9a64fbe4 | bellard | /* 0x0C: restart block version */
|
476 | c5df018e | bellard | NVRAM_set_word(nvram, 0x0C, 0x01); |
477 | 9a64fbe4 | bellard | /* 0x0E: restart block revision */
|
478 | c5df018e | bellard | NVRAM_set_word(nvram, 0x0E, 0x01); |
479 | 9a64fbe4 | bellard | /* 0x20: restart address */
|
480 | c5df018e | bellard | NVRAM_set_lword(nvram, 0x20, 0x00); |
481 | 9a64fbe4 | bellard | /* 0x24: save area address */
|
482 | c5df018e | bellard | NVRAM_set_lword(nvram, 0x24, 0x00); |
483 | 9a64fbe4 | bellard | /* 0x28: save area length */
|
484 | c5df018e | bellard | NVRAM_set_lword(nvram, 0x28, 0x00); |
485 | a541f297 | bellard | /* 0x1C: checksum of restart block */
|
486 | c5df018e | bellard | NVRAM_set_crc(nvram, 0x1C, 0x0C, 32); |
487 | a541f297 | bellard | |
488 | 9a64fbe4 | bellard | /* Security section */
|
489 | 9a64fbe4 | bellard | /* Set all to zero */
|
490 | 9a64fbe4 | bellard | /* 0xC4: pointer to global environment area */
|
491 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xC4, 0x0100); |
492 | 9a64fbe4 | bellard | /* 0xC8: size of global environment area */
|
493 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xC8,
|
494 | a541f297 | bellard | NVRAM_END - NVRAM_OSAREA_SIZE - NVRAM_CONFSIZE - 0x0100);
|
495 | 9a64fbe4 | bellard | /* 0xD4: pointer to configuration area */
|
496 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xD4, NVRAM_END - NVRAM_CONFSIZE);
|
497 | 9a64fbe4 | bellard | /* 0xD8: size of configuration area */
|
498 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xD8, NVRAM_CONFSIZE);
|
499 | 9a64fbe4 | bellard | /* 0xE8: pointer to OS specific area */
|
500 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xE8,
|
501 | a541f297 | bellard | NVRAM_END - NVRAM_CONFSIZE - NVRAM_OSAREA_SIZE); |
502 | 9a64fbe4 | bellard | /* 0xD8: size of OS specific area */
|
503 | c5df018e | bellard | NVRAM_set_lword(nvram, 0xEC, NVRAM_OSAREA_SIZE);
|
504 | 9a64fbe4 | bellard | |
505 | a541f297 | bellard | /* Configuration area */
|
506 | a541f297 | bellard | /* RTC init */
|
507 | c5df018e | bellard | // NVRAM_set_lword(nvram, 0x1FFC, 0x50);
|
508 | 9a64fbe4 | bellard | |
509 | a541f297 | bellard | /* 0x04: checksum 0 => OS area */
|
510 | c5df018e | bellard | NVRAM_set_crc(nvram, 0x04, 0x00, |
511 | a541f297 | bellard | NVRAM_END - NVRAM_CONFSIZE - NVRAM_OSAREA_SIZE); |
512 | a541f297 | bellard | /* 0x06: checksum of config area */
|
513 | c5df018e | bellard | NVRAM_set_crc(nvram, 0x06, NVRAM_END - NVRAM_CONFSIZE, NVRAM_CONFSIZE);
|
514 | 9a64fbe4 | bellard | } |
515 | 9a64fbe4 | bellard | |
516 | 9a64fbe4 | bellard | int load_initrd (const char *filename, uint8_t *addr) |
517 | 9a64fbe4 | bellard | { |
518 | 9a64fbe4 | bellard | int fd, size;
|
519 | 9a64fbe4 | bellard | |
520 | 9a64fbe4 | bellard | printf("Load initrd\n");
|
521 | 9a64fbe4 | bellard | fd = open(filename, O_RDONLY); |
522 | 9a64fbe4 | bellard | if (fd < 0) |
523 | 9a64fbe4 | bellard | return -1; |
524 | 9a64fbe4 | bellard | size = read(fd, addr, 16 * 1024 * 1024); |
525 | 9a64fbe4 | bellard | if (size < 0) |
526 | 9a64fbe4 | bellard | goto fail;
|
527 | 9a64fbe4 | bellard | close(fd); |
528 | 9a64fbe4 | bellard | printf("Load initrd: %d\n", size);
|
529 | 9a64fbe4 | bellard | return size;
|
530 | 9a64fbe4 | bellard | fail:
|
531 | 9a64fbe4 | bellard | close(fd); |
532 | 9a64fbe4 | bellard | printf("Load initrd failed\n");
|
533 | 9a64fbe4 | bellard | return -1; |
534 | 9a64fbe4 | bellard | } |
535 | 9a64fbe4 | bellard | |
536 | 9a64fbe4 | bellard | /* Quick hack for PPC memory infos... */
|
537 | 9a64fbe4 | bellard | static void put_long (void *addr, uint32_t l) |
538 | 9a64fbe4 | bellard | { |
539 | 9a64fbe4 | bellard | char *pos = addr;
|
540 | 9a64fbe4 | bellard | pos[0] = (l >> 24) & 0xFF; |
541 | 9a64fbe4 | bellard | pos[1] = (l >> 16) & 0xFF; |
542 | 9a64fbe4 | bellard | pos[2] = (l >> 8) & 0xFF; |
543 | 9a64fbe4 | bellard | pos[3] = l & 0xFF; |
544 | 9a64fbe4 | bellard | } |
545 | 9a64fbe4 | bellard | |
546 | 9a64fbe4 | bellard | /* bootloader infos are in the form:
|
547 | 9a64fbe4 | bellard | * uint32_t TAG
|
548 | 9a64fbe4 | bellard | * uint32_t TAG_size (from TAG to next TAG).
|
549 | a541f297 | bellard | * data
|
550 | 9a64fbe4 | bellard | * ....
|
551 | 9a64fbe4 | bellard | */
|
552 | 9a64fbe4 | bellard | #if !defined (USE_OPEN_FIRMWARE)
|
553 | 9a64fbe4 | bellard | static void *set_bootinfo_tag (void *addr, uint32_t tag, uint32_t size, |
554 | 9a64fbe4 | bellard | void *data)
|
555 | 9a64fbe4 | bellard | { |
556 | 9a64fbe4 | bellard | char *pos = addr;
|
557 | 9a64fbe4 | bellard | |
558 | 9a64fbe4 | bellard | put_long(pos, tag); |
559 | 9a64fbe4 | bellard | pos += 4;
|
560 | 9a64fbe4 | bellard | put_long(pos, size + 8);
|
561 | 9a64fbe4 | bellard | pos += 4;
|
562 | 9a64fbe4 | bellard | memcpy(pos, data, size); |
563 | 9a64fbe4 | bellard | pos += size; |
564 | 9a64fbe4 | bellard | |
565 | 9a64fbe4 | bellard | return pos;
|
566 | 9a64fbe4 | bellard | } |
567 | 9a64fbe4 | bellard | #endif
|
568 | 9a64fbe4 | bellard | |
569 | 9a64fbe4 | bellard | typedef struct boot_dev_t { |
570 | 9a64fbe4 | bellard | const unsigned char *name; |
571 | 9a64fbe4 | bellard | int major;
|
572 | 9a64fbe4 | bellard | int minor;
|
573 | 9a64fbe4 | bellard | } boot_dev_t; |
574 | 9a64fbe4 | bellard | |
575 | 9a64fbe4 | bellard | static boot_dev_t boot_devs[] =
|
576 | 9a64fbe4 | bellard | { |
577 | 9a64fbe4 | bellard | { "/dev/fd0", 2, 0, }, |
578 | 9a64fbe4 | bellard | { "/dev/fd1", 2, 1, }, |
579 | a541f297 | bellard | { "/dev/hda", 3, 1, }, |
580 | 9a64fbe4 | bellard | // { "/dev/ide/host0/bus0/target0/lun0/part1", 3, 1, },
|
581 | a541f297 | bellard | // { "/dev/hdc", 22, 0, },
|
582 | a541f297 | bellard | { "/dev/hdc", 22, 1, }, |
583 | 9a64fbe4 | bellard | { "/dev/ram0 init=/linuxrc", 1, 0, }, |
584 | 9a64fbe4 | bellard | }; |
585 | 9a64fbe4 | bellard | |
586 | 9a64fbe4 | bellard | /* BATU:
|
587 | 9a64fbe4 | bellard | * BEPI : bloc virtual address
|
588 | 9a64fbe4 | bellard | * BL : area size bits (128 kB is 0, 256 1, 512 3, ...
|
589 | 9a64fbe4 | bellard | * Vs/Vp
|
590 | 9a64fbe4 | bellard | * BATL:
|
591 | 9a64fbe4 | bellard | * BPRN : bloc real address align on 4MB boundary
|
592 | 9a64fbe4 | bellard | * WIMG : cache access mode : not used
|
593 | 9a64fbe4 | bellard | * PP : protection bits
|
594 | 9a64fbe4 | bellard | */
|
595 | 9a64fbe4 | bellard | static void setup_BAT (CPUPPCState *env, int BAT, |
596 | 9a64fbe4 | bellard | uint32_t virtual, uint32_t physical, |
597 | 9a64fbe4 | bellard | uint32_t size, int Vs, int Vp, int PP) |
598 | 9a64fbe4 | bellard | { |
599 | 9a64fbe4 | bellard | uint32_t sz_bits, tmp_sz, align, tmp; |
600 | 9a64fbe4 | bellard | |
601 | 9a64fbe4 | bellard | sz_bits = 0;
|
602 | 9a64fbe4 | bellard | align = 131072;
|
603 | 9a64fbe4 | bellard | for (tmp_sz = size / 131072; tmp_sz != 1; tmp_sz = tmp_sz >> 1) { |
604 | 9a64fbe4 | bellard | sz_bits = (sz_bits << 1) + 1; |
605 | 9a64fbe4 | bellard | align = align << 1;
|
606 | 9a64fbe4 | bellard | } |
607 | 9a64fbe4 | bellard | tmp = virtual & ~(align - 1); /* Align virtual area start */ |
608 | 9a64fbe4 | bellard | tmp |= sz_bits << 2; /* Fix BAT size */ |
609 | 9a64fbe4 | bellard | tmp |= Vs << 1; /* Supervisor access */ |
610 | 9a64fbe4 | bellard | tmp |= Vp; /* User access */
|
611 | 9a64fbe4 | bellard | env->DBAT[0][BAT] = tmp;
|
612 | 9a64fbe4 | bellard | env->IBAT[0][BAT] = tmp;
|
613 | 9a64fbe4 | bellard | tmp = physical & ~(align - 1); /* Align physical area start */ |
614 | 9a64fbe4 | bellard | tmp |= 0; /* Don't care about WIMG */ |
615 | 9a64fbe4 | bellard | tmp |= PP; /* Protection */
|
616 | 9a64fbe4 | bellard | env->DBAT[1][BAT] = tmp;
|
617 | 9a64fbe4 | bellard | env->IBAT[1][BAT] = tmp;
|
618 | 9a64fbe4 | bellard | printf("Set BATU0 to 0x%08x BATL0 to 0x%08x\n",
|
619 | 9a64fbe4 | bellard | env->DBAT[0][BAT], env->DBAT[1][BAT]); |
620 | 9a64fbe4 | bellard | } |
621 | 9a64fbe4 | bellard | |
622 | 9a64fbe4 | bellard | static void VGA_printf (uint8_t *s) |
623 | 9a64fbe4 | bellard | { |
624 | 9a64fbe4 | bellard | uint16_t *arg_ptr; |
625 | 9a64fbe4 | bellard | unsigned int format_width, i; |
626 | 9a64fbe4 | bellard | int in_format;
|
627 | 9a64fbe4 | bellard | uint16_t arg, digit, nibble; |
628 | 9a64fbe4 | bellard | uint8_t c; |
629 | 9a64fbe4 | bellard | |
630 | a541f297 | bellard | arg_ptr = (uint16_t *)((void *)&s);
|
631 | 9a64fbe4 | bellard | in_format = 0;
|
632 | 9a64fbe4 | bellard | format_width = 0;
|
633 | 9a64fbe4 | bellard | while ((c = *s) != '\0') { |
634 | 9a64fbe4 | bellard | if (c == '%') { |
635 | 9a64fbe4 | bellard | in_format = 1;
|
636 | 9a64fbe4 | bellard | format_width = 0;
|
637 | 9a64fbe4 | bellard | } else if (in_format) { |
638 | 9a64fbe4 | bellard | if ((c >= '0') && (c <= '9')) { |
639 | 9a64fbe4 | bellard | format_width = (format_width * 10) + (c - '0'); |
640 | 9a64fbe4 | bellard | } else if (c == 'x') { |
641 | 9a64fbe4 | bellard | arg_ptr++; // increment to next arg
|
642 | 9a64fbe4 | bellard | arg = *arg_ptr; |
643 | 9a64fbe4 | bellard | if (format_width == 0) |
644 | 9a64fbe4 | bellard | format_width = 4;
|
645 | 9a64fbe4 | bellard | digit = format_width - 1;
|
646 | 9a64fbe4 | bellard | for (i = 0; i < format_width; i++) { |
647 | 9a64fbe4 | bellard | nibble = (arg >> (4 * digit)) & 0x000f; |
648 | 9a64fbe4 | bellard | if (nibble <= 9) |
649 | 2e12669a | bellard | PPC_io_writeb(PPC_IO_BASE + 0x500, nibble + '0'); |
650 | 9a64fbe4 | bellard | else
|
651 | 2e12669a | bellard | PPC_io_writeb(PPC_IO_BASE + 0x500, nibble + 'A'); |
652 | 9a64fbe4 | bellard | digit--; |
653 | 9a64fbe4 | bellard | } |
654 | 9a64fbe4 | bellard | in_format = 0;
|
655 | 9a64fbe4 | bellard | } |
656 | 9a64fbe4 | bellard | //else if (c == 'd') {
|
657 | 9a64fbe4 | bellard | // in_format = 0;
|
658 | 9a64fbe4 | bellard | // }
|
659 | 9a64fbe4 | bellard | } else {
|
660 | 2e12669a | bellard | PPC_io_writeb(PPC_IO_BASE + 0x500, c);
|
661 | 9a64fbe4 | bellard | } |
662 | 9a64fbe4 | bellard | s++; |
663 | 9a64fbe4 | bellard | } |
664 | 9a64fbe4 | bellard | } |
665 | 9a64fbe4 | bellard | |
666 | 9a64fbe4 | bellard | static void VGA_init (void) |
667 | 9a64fbe4 | bellard | { |
668 | 9a64fbe4 | bellard | /* Basic VGA init, inspired by plex86 VGAbios */
|
669 | a541f297 | bellard | #if 1 |
670 | 9a64fbe4 | bellard | /* switch to color mode and enable CPU access 480 lines */
|
671 | 2e12669a | bellard | PPC_io_writeb(PPC_IO_BASE + 0x3C2, 0xC3); |
672 | 9a64fbe4 | bellard | /* more than 64k 3C4/04 */
|
673 | 2e12669a | bellard | PPC_io_writeb(PPC_IO_BASE + 0x3C4, 0x04); |
674 | 2e12669a | bellard | PPC_io_writeb(PPC_IO_BASE + 0x3C5, 0x02); |
675 | a541f297 | bellard | #endif
|
676 | 9a64fbe4 | bellard | VGA_printf("PPC VGA BIOS...\n");
|
677 | 9a64fbe4 | bellard | } |
678 | 9a64fbe4 | bellard | |
679 | a541f297 | bellard | extern CPUPPCState *global_env;
|
680 | a541f297 | bellard | |
681 | 7fd7b91f | bellard | static uint32_t get_le32 (void *addr) |
682 | 7fd7b91f | bellard | { |
683 | 7fd7b91f | bellard | return le32_to_cpu(*((uint32_t *)addr));
|
684 | 7fd7b91f | bellard | } |
685 | 7fd7b91f | bellard | |
686 | a541f297 | bellard | void PPC_init_hw (/*CPUPPCState *env,*/ uint32_t mem_size, |
687 | 9a64fbe4 | bellard | uint32_t kernel_addr, uint32_t kernel_size, |
688 | a541f297 | bellard | uint32_t stack_addr, int boot_device,
|
689 | a541f297 | bellard | const unsigned char *initrd_file) |
690 | 9a64fbe4 | bellard | { |
691 | a541f297 | bellard | CPUPPCState *env = global_env; |
692 | 7fd7b91f | bellard | uint8_t *p; |
693 | 9a64fbe4 | bellard | #if !defined (USE_OPEN_FIRMWARE)
|
694 | 9a64fbe4 | bellard | char *tmp;
|
695 | 9a64fbe4 | bellard | uint32_t tmpi[2];
|
696 | 9a64fbe4 | bellard | #endif
|
697 | a541f297 | bellard | |
698 | a541f297 | bellard | printf("RAM size: %u 0x%08x (%u)\n", mem_size, mem_size, mem_size >> 20); |
699 | 9a64fbe4 | bellard | #if defined (USE_OPEN_FIRMWARE)
|
700 | 9a64fbe4 | bellard | setup_memory(env, mem_size); |
701 | 9a64fbe4 | bellard | #endif
|
702 | 9a64fbe4 | bellard | |
703 | 9a64fbe4 | bellard | /* Fake bootloader */
|
704 | a541f297 | bellard | { |
705 | a541f297 | bellard | #if 1 |
706 | 7fd7b91f | bellard | uint32_t offset = get_le32(phys_ram_base + kernel_addr); |
707 | a541f297 | bellard | #else
|
708 | a541f297 | bellard | uint32_t offset = 12;
|
709 | a541f297 | bellard | #endif
|
710 | a541f297 | bellard | env->nip = kernel_addr + offset; |
711 | a541f297 | bellard | printf("Start address: 0x%08x\n", env->nip);
|
712 | a541f297 | bellard | } |
713 | 9a64fbe4 | bellard | /* Set up msr according to PREP specification */
|
714 | 9a64fbe4 | bellard | msr_ee = 0;
|
715 | 9a64fbe4 | bellard | msr_fp = 1;
|
716 | 9a64fbe4 | bellard | msr_pr = 0; /* Start in supervisor mode */ |
717 | 9a64fbe4 | bellard | msr_me = 1;
|
718 | 9a64fbe4 | bellard | msr_fe0 = msr_fe1 = 0;
|
719 | 9a64fbe4 | bellard | msr_ip = 0;
|
720 | 9a64fbe4 | bellard | msr_ir = msr_dr = 1;
|
721 | 9a64fbe4 | bellard | // msr_sf = 0;
|
722 | 9a64fbe4 | bellard | msr_le = msr_ile = 0;
|
723 | 9a64fbe4 | bellard | env->gpr[1] = stack_addr; /* Let's have a stack */ |
724 | 9a64fbe4 | bellard | env->gpr[2] = 0; |
725 | 9a64fbe4 | bellard | env->gpr[8] = kernel_addr;
|
726 | 9a64fbe4 | bellard | /* There is a bug in 2.4 kernels:
|
727 | 9a64fbe4 | bellard | * if a decrementer exception is pending when it enables msr_ee,
|
728 | 9a64fbe4 | bellard | * it's not ready to handle it...
|
729 | 9a64fbe4 | bellard | */
|
730 | 7fd7b91f | bellard | p = phys_ram_base + kernel_addr; |
731 | 9a64fbe4 | bellard | #if !defined (USE_OPEN_FIRMWARE)
|
732 | 9a64fbe4 | bellard | /* Let's register the whole memory available only in supervisor mode */
|
733 | 9a64fbe4 | bellard | setup_BAT(env, 0, 0x00000000, 0x00000000, mem_size, 1, 0, 2); |
734 | 9a64fbe4 | bellard | /* Avoid open firmware init call (to get a console)
|
735 | 9a64fbe4 | bellard | * This will make the kernel think we are a PREP machine...
|
736 | 9a64fbe4 | bellard | */
|
737 | 9a64fbe4 | bellard | put_long(p, 0xdeadc0de);
|
738 | 9a64fbe4 | bellard | /* Build a real stack room */
|
739 | 7fd7b91f | bellard | p = phys_ram_base + stack_addr; |
740 | 9a64fbe4 | bellard | put_long(p, stack_addr); |
741 | 9a64fbe4 | bellard | p -= 32;
|
742 | 9a64fbe4 | bellard | env->gpr[1] -= 32; |
743 | 9a64fbe4 | bellard | /* Pretend there are no residual data */
|
744 | 9a64fbe4 | bellard | env->gpr[3] = 0; |
745 | a541f297 | bellard | if (initrd_file != NULL) { |
746 | 9a64fbe4 | bellard | int size;
|
747 | a541f297 | bellard | env->gpr[4] = (kernel_addr + kernel_size + 4095) & ~4095; |
748 | a541f297 | bellard | size = load_initrd(initrd_file, |
749 | 7fd7b91f | bellard | phys_ram_base + env->gpr[4]);
|
750 | 9a64fbe4 | bellard | if (size < 0) { |
751 | 9a64fbe4 | bellard | /* No initrd */
|
752 | 9a64fbe4 | bellard | env->gpr[4] = env->gpr[5] = 0; |
753 | 9a64fbe4 | bellard | } else {
|
754 | 9a64fbe4 | bellard | env->gpr[5] = size;
|
755 | 9a64fbe4 | bellard | boot_device = 'e';
|
756 | 9a64fbe4 | bellard | } |
757 | a541f297 | bellard | printf("Initrd loaded at 0x%08x (%d) (0x%08x 0x%08x)\n",
|
758 | a541f297 | bellard | env->gpr[4], env->gpr[5], kernel_addr, kernel_size); |
759 | a541f297 | bellard | } else {
|
760 | a541f297 | bellard | env->gpr[4] = env->gpr[5] = 0; |
761 | 9a64fbe4 | bellard | } |
762 | 9a64fbe4 | bellard | /* We have to put bootinfos after the BSS
|
763 | 9a64fbe4 | bellard | * The BSS starts after the kernel end.
|
764 | 9a64fbe4 | bellard | */
|
765 | 9a64fbe4 | bellard | #if 0
|
766 | 7fd7b91f | bellard | p = phys_ram_base + kernel_addr +
|
767 | 7fd7b91f | bellard | kernel_size + (1 << 20) - 1) & ~((1 << 20) - 1);
|
768 | 9a64fbe4 | bellard | #else
|
769 | 7fd7b91f | bellard | p = phys_ram_base + kernel_addr + 0x400000;
|
770 | 9a64fbe4 | bellard | #endif
|
771 | 9a64fbe4 | bellard | if (loglevel > 0) { |
772 | 9a64fbe4 | bellard | fprintf(logfile, "bootinfos: %p 0x%08x\n",
|
773 | 7fd7b91f | bellard | p, (int)(p - phys_ram_base));
|
774 | 9a64fbe4 | bellard | } else {
|
775 | 9a64fbe4 | bellard | printf("bootinfos: %p 0x%08x\n",
|
776 | 7fd7b91f | bellard | p, (int)(p - phys_ram_base));
|
777 | 9a64fbe4 | bellard | } |
778 | 9a64fbe4 | bellard | /* Command line: let's put it after bootinfos */
|
779 | 9a64fbe4 | bellard | #if 0
|
780 | 9a64fbe4 | bellard | sprintf(p + 0x1000, "console=ttyS0,9600 root=%02x%02x mem=%dM",
|
781 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].major,
|
782 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].minor,
|
783 | a541f297 | bellard | mem_size >> 20);
|
784 | 9a64fbe4 | bellard | #else
|
785 | a541f297 | bellard | sprintf(p + 0x1000, "console=ttyS0,9600 console=tty0 root=%s mem=%dM", |
786 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].name,
|
787 | a541f297 | bellard | mem_size >> 20);
|
788 | 9a64fbe4 | bellard | #endif
|
789 | 7fd7b91f | bellard | env->gpr[6] = p + 0x1000 - phys_ram_base; |
790 | 9a64fbe4 | bellard | env->gpr[7] = env->gpr[6] + strlen(p + 0x1000); |
791 | 9a64fbe4 | bellard | if (loglevel > 0) { |
792 | 9a64fbe4 | bellard | fprintf(logfile, "cmdline: %p 0x%08x [%s]\n",
|
793 | 9a64fbe4 | bellard | p + 0x1000, env->gpr[6], p + 0x1000); |
794 | 9a64fbe4 | bellard | } else {
|
795 | 9a64fbe4 | bellard | printf("cmdline: %p 0x%08x [%s]\n",
|
796 | 9a64fbe4 | bellard | p + 0x1000, env->gpr[6], p + 0x1000); |
797 | 9a64fbe4 | bellard | } |
798 | 9a64fbe4 | bellard | /* BI_FIRST */
|
799 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1010, 0, 0); |
800 | 9a64fbe4 | bellard | /* BI_CMD_LINE */
|
801 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1012, env->gpr[7] - env->gpr[6], |
802 | 7fd7b91f | bellard | env->gpr[6] + phys_ram_base);
|
803 | 9a64fbe4 | bellard | /* BI_MEM_SIZE */
|
804 | 9a64fbe4 | bellard | tmp = (void *)tmpi;
|
805 | a541f297 | bellard | tmp[0] = (mem_size >> 24) & 0xFF; |
806 | a541f297 | bellard | tmp[1] = (mem_size >> 16) & 0xFF; |
807 | a541f297 | bellard | tmp[2] = (mem_size >> 8) & 0xFF; |
808 | a541f297 | bellard | tmp[3] = mem_size & 0xFF; |
809 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1017, 4, tmpi); |
810 | 9a64fbe4 | bellard | /* BI_INITRD */
|
811 | 9a64fbe4 | bellard | tmp[0] = (env->gpr[4] >> 24) & 0xFF; |
812 | 9a64fbe4 | bellard | tmp[1] = (env->gpr[4] >> 16) & 0xFF; |
813 | 9a64fbe4 | bellard | tmp[2] = (env->gpr[4] >> 8) & 0xFF; |
814 | 9a64fbe4 | bellard | tmp[3] = env->gpr[4] & 0xFF; |
815 | 9a64fbe4 | bellard | tmp[4] = (env->gpr[5] >> 24) & 0xFF; |
816 | 9a64fbe4 | bellard | tmp[5] = (env->gpr[5] >> 16) & 0xFF; |
817 | 9a64fbe4 | bellard | tmp[6] = (env->gpr[5] >> 8) & 0xFF; |
818 | 9a64fbe4 | bellard | tmp[7] = env->gpr[5] & 0xFF; |
819 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1014, 8, tmpi); |
820 | a541f297 | bellard | env->gpr[4] = env->gpr[5] = 0; |
821 | 9a64fbe4 | bellard | /* BI_LAST */
|
822 | 9a64fbe4 | bellard | p = set_bootinfo_tag(p, 0x1011, 0, 0); |
823 | 9a64fbe4 | bellard | #else
|
824 | 9a64fbe4 | bellard | /* Set up MMU:
|
825 | 9a64fbe4 | bellard | * kernel is loaded at kernel_addr and wants to be seen at 0x01000000
|
826 | 9a64fbe4 | bellard | */
|
827 | 9a64fbe4 | bellard | setup_BAT(env, 0, 0x01000000, kernel_addr, 0x00400000, 1, 0, 2); |
828 | 9a64fbe4 | bellard | { |
829 | 9a64fbe4 | bellard | #if 0
|
830 | 7fd7b91f | bellard | uint32_t offset = get_le32(phys_ram_base + kernel_addr);
|
831 | 9a64fbe4 | bellard | #else
|
832 | 9a64fbe4 | bellard | uint32_t offset = 12;
|
833 | 9a64fbe4 | bellard | #endif
|
834 | 9a64fbe4 | bellard | env->nip = 0x01000000 | (kernel_addr + offset);
|
835 | 9a64fbe4 | bellard | printf("Start address: 0x%08x\n", env->nip);
|
836 | 9a64fbe4 | bellard | } |
837 | 9a64fbe4 | bellard | env->gpr[1] = env->nip + (1 << 22); |
838 | 7fd7b91f | bellard | p = phys_ram_base + stack_addr; |
839 | 9a64fbe4 | bellard | put_long(p - 32, stack_addr);
|
840 | 9a64fbe4 | bellard | env->gpr[1] -= 32; |
841 | 9a64fbe4 | bellard | printf("Kernel starts at 0x%08x stack 0x%08x\n", env->nip, env->gpr[1]); |
842 | 9a64fbe4 | bellard | /* We want all lower address not to be translated */
|
843 | 9a64fbe4 | bellard | setup_BAT(env, 1, 0x00000000, 0x00000000, 0x010000000, 1, 1, 2); |
844 | 9a64fbe4 | bellard | /* We also need a BAT to access OF */
|
845 | 9a64fbe4 | bellard | setup_BAT(env, 2, 0xFFFE0000, mem_size - 131072, 131072, 1, 0, 1); |
846 | 9a64fbe4 | bellard | /* Setup OF entry point */
|
847 | 9a64fbe4 | bellard | { |
848 | 9a64fbe4 | bellard | char *p;
|
849 | 9a64fbe4 | bellard | p = (char *)phys_ram_base + mem_size - 131072; |
850 | 9a64fbe4 | bellard | /* Special opcode to call OF */
|
851 | 9a64fbe4 | bellard | *p++ = 0x18; *p++ = 0x00; *p++ = 0x00; *p++ = 0x02; |
852 | 9a64fbe4 | bellard | /* blr */
|
853 | 9a64fbe4 | bellard | *p++ = 0x4E; *p++ = 0x80; *p++ = 0x00; *p++ = 0x20; |
854 | 9a64fbe4 | bellard | } |
855 | 9a64fbe4 | bellard | env->gpr[5] = 0xFFFE0000; |
856 | 9a64fbe4 | bellard | /* Register translations */
|
857 | 9a64fbe4 | bellard | { |
858 | 9a64fbe4 | bellard | OF_transl_t translations[3] = {
|
859 | 9a64fbe4 | bellard | { 0x01000000, 0x00400000, kernel_addr, 0x00000002, }, |
860 | 9a64fbe4 | bellard | { 0x00000000, 0x01000000, 0x00000000, 0x00000002, }, |
861 | 9a64fbe4 | bellard | { 0xFFFE0000, 0x00020000, mem_size - (128 * 1024), |
862 | 9a64fbe4 | bellard | 0x00000001, },
|
863 | 9a64fbe4 | bellard | }; |
864 | 9a64fbe4 | bellard | OF_register_translations(3, translations);
|
865 | 9a64fbe4 | bellard | } |
866 | 9a64fbe4 | bellard | /* Quite artificial, for now */
|
867 | 9a64fbe4 | bellard | OF_register_bus("isa", "isa"); |
868 | 9a64fbe4 | bellard | OF_register_serial("isa", "serial", 4, 0x3f8); |
869 | 9a64fbe4 | bellard | OF_register_stdio("serial", "serial"); |
870 | 9a64fbe4 | bellard | /* Set up RTAS service */
|
871 | 9a64fbe4 | bellard | RTAS_init(); |
872 | 9a64fbe4 | bellard | /* Command line: let's put it just over the stack */
|
873 | a541f297 | bellard | #if 0
|
874 | a541f297 | bellard | #if 0
|
875 | 7fd7b91f | bellard | p = phys_ram_base + kernel_addr +
|
876 | 7fd7b91f | bellard | kernel_size + (1 << 20) - 1) & ~((1 << 20) - 1);
|
877 | a541f297 | bellard | #else
|
878 | 7fd7b91f | bellard | p = phys_ram_base + kernel_addr + 0x400000;
|
879 | a541f297 | bellard | #endif
|
880 | 9a64fbe4 | bellard | #if 1 |
881 | 9a64fbe4 | bellard | sprintf(p, "console=ttyS0,9600 root=%02x%02x mem=%dM",
|
882 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].major,
|
883 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].minor,
|
884 | a541f297 | bellard | mem_size >> 20);
|
885 | 9a64fbe4 | bellard | #else
|
886 | 9a64fbe4 | bellard | sprintf(p, "console=ttyS0,9600 root=%s mem=%dM ne2000=0x300,9",
|
887 | 9a64fbe4 | bellard | boot_devs[boot_device - 'a'].name,
|
888 | a541f297 | bellard | mem_size >> 20);
|
889 | 9a64fbe4 | bellard | #endif
|
890 | 9a64fbe4 | bellard | OF_register_bootargs(p); |
891 | 9a64fbe4 | bellard | #endif
|
892 | a541f297 | bellard | #endif
|
893 | 9a64fbe4 | bellard | } |
894 | 9a64fbe4 | bellard | |
895 | 9a64fbe4 | bellard | void PPC_end_init (void) |
896 | 9a64fbe4 | bellard | { |
897 | 9a64fbe4 | bellard | VGA_init(); |
898 | 9a64fbe4 | bellard | } |
899 | a541f297 | bellard | |
900 | 26aa7d72 | bellard | /* PowerPC PREP hardware initialisation */
|
901 | a541f297 | bellard | void ppc_prep_init(int ram_size, int vga_ram_size, int boot_device, |
902 | a541f297 | bellard | DisplayState *ds, const char **fd_filename, int snapshot, |
903 | a541f297 | bellard | const char *kernel_filename, const char *kernel_cmdline, |
904 | a541f297 | bellard | const char *initrd_filename) |
905 | a541f297 | bellard | { |
906 | a541f297 | bellard | char buf[1024]; |
907 | a541f297 | bellard | int PPC_io_memory;
|
908 | a541f297 | bellard | int ret, linux_boot, initrd_size, i, nb_nics1, fd;
|
909 | a541f297 | bellard | |
910 | a541f297 | bellard | linux_boot = (kernel_filename != NULL);
|
911 | a541f297 | bellard | |
912 | a541f297 | bellard | /* allocate RAM */
|
913 | a541f297 | bellard | cpu_register_physical_memory(0, ram_size, 0); |
914 | a541f297 | bellard | |
915 | 26aa7d72 | bellard | isa_mem_base = 0xc0000000;
|
916 | 26aa7d72 | bellard | |
917 | a541f297 | bellard | if (linux_boot) {
|
918 | a541f297 | bellard | /* now we can load the kernel */
|
919 | a541f297 | bellard | ret = load_image(kernel_filename, phys_ram_base + KERNEL_LOAD_ADDR); |
920 | a541f297 | bellard | if (ret < 0) { |
921 | a541f297 | bellard | fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
922 | a541f297 | bellard | kernel_filename); |
923 | a541f297 | bellard | exit(1);
|
924 | a541f297 | bellard | } |
925 | a541f297 | bellard | /* load initrd */
|
926 | a541f297 | bellard | initrd_size = 0;
|
927 | a541f297 | bellard | #if 0
|
928 | a541f297 | bellard | if (initrd_filename) {
|
929 | a541f297 | bellard | initrd_size = load_image(initrd_filename, phys_ram_base + INITRD_LOAD_ADDR);
|
930 | a541f297 | bellard | if (initrd_size < 0) {
|
931 | a541f297 | bellard | fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
932 | a541f297 | bellard | initrd_filename);
|
933 | a541f297 | bellard | exit(1);
|
934 | a541f297 | bellard | }
|
935 | a541f297 | bellard | }
|
936 | a541f297 | bellard | #endif
|
937 | a541f297 | bellard | PPC_init_hw(/*env,*/ ram_size, KERNEL_LOAD_ADDR, ret,
|
938 | a541f297 | bellard | KERNEL_STACK_ADDR, boot_device, initrd_filename); |
939 | a541f297 | bellard | } else {
|
940 | a541f297 | bellard | /* allocate ROM */
|
941 | a541f297 | bellard | // snprintf(buf, sizeof(buf), "%s/%s", bios_dir, BIOS_FILENAME);
|
942 | a541f297 | bellard | snprintf(buf, sizeof(buf), "%s", BIOS_FILENAME); |
943 | a541f297 | bellard | printf("load BIOS at %p\n", phys_ram_base + 0x000f0000); |
944 | a541f297 | bellard | ret = load_image(buf, phys_ram_base + 0x000f0000);
|
945 | a541f297 | bellard | if (ret != 0x10000) { |
946 | a541f297 | bellard | fprintf(stderr, "qemu: could not load PPC bios '%s' (%d)\n%m\n",
|
947 | a541f297 | bellard | buf, ret); |
948 | a541f297 | bellard | exit(1);
|
949 | a541f297 | bellard | } |
950 | a541f297 | bellard | } |
951 | a541f297 | bellard | |
952 | 9fddaa0c | bellard | cpu_ppc_tb_init(cpu_single_env, 100UL * 1000UL * 1000UL); |
953 | 9fddaa0c | bellard | |
954 | a541f297 | bellard | /* init basic PC hardware */
|
955 | a541f297 | bellard | vga_initialize(ds, phys_ram_base + ram_size, ram_size, |
956 | 5ce276a1 | bellard | vga_ram_size, 0);
|
957 | a541f297 | bellard | rtc_init(0x70, 8); |
958 | a541f297 | bellard | pic_init(); |
959 | a541f297 | bellard | // pit_init(0x40, 0);
|
960 | a541f297 | bellard | |
961 | a541f297 | bellard | fd = serial_open_device(); |
962 | a541f297 | bellard | serial_init(0x3f8, 4, fd); |
963 | a541f297 | bellard | #if 1 |
964 | a541f297 | bellard | nb_nics1 = nb_nics; |
965 | a541f297 | bellard | if (nb_nics1 > NE2000_NB_MAX)
|
966 | a541f297 | bellard | nb_nics1 = NE2000_NB_MAX; |
967 | a541f297 | bellard | for(i = 0; i < nb_nics1; i++) { |
968 | 69b91039 | bellard | isa_ne2000_init(ne2000_io[i], ne2000_irq[i], &nd_table[i]); |
969 | a541f297 | bellard | } |
970 | a541f297 | bellard | #endif
|
971 | a541f297 | bellard | |
972 | a541f297 | bellard | for(i = 0; i < 2; i++) { |
973 | 69b91039 | bellard | isa_ide_init(ide_iobase[i], ide_iobase2[i], ide_irq[i], |
974 | 69b91039 | bellard | bs_table[2 * i], bs_table[2 * i + 1]); |
975 | a541f297 | bellard | } |
976 | a541f297 | bellard | kbd_init(); |
977 | a541f297 | bellard | AUD_init(); |
978 | a541f297 | bellard | DMA_init(); |
979 | a541f297 | bellard | // SB16_init();
|
980 | a541f297 | bellard | |
981 | a541f297 | bellard | fdctrl_init(6, 2, 0, 0x3f0, fd_table); |
982 | a541f297 | bellard | |
983 | a541f297 | bellard | /* Register 64 kB of IO space */
|
984 | a541f297 | bellard | PPC_io_memory = cpu_register_io_memory(0, PPC_io_read, PPC_io_write);
|
985 | a541f297 | bellard | cpu_register_physical_memory(0x80000000, 0x10000, PPC_io_memory); |
986 | a541f297 | bellard | /* Register fake IO ports for PREP */
|
987 | a541f297 | bellard | register_ioport_read(0x398, 2, 1, &PREP_io_read, NULL); |
988 | a541f297 | bellard | register_ioport_write(0x398, 2, 1, &PREP_io_write, NULL); |
989 | a541f297 | bellard | /* System control ports */
|
990 | a541f297 | bellard | register_ioport_write(0x0092, 0x1, 1, &PREP_io_800_writeb, NULL); |
991 | a541f297 | bellard | register_ioport_read(0x0800, 0x52, 1, &PREP_io_800_readb, NULL); |
992 | a541f297 | bellard | register_ioport_write(0x0800, 0x52, 1, &PREP_io_800_writeb, NULL); |
993 | a541f297 | bellard | /* PCI intack location (0xfef00000 / 0xbffffff0) */
|
994 | a541f297 | bellard | PPC_io_memory = cpu_register_io_memory(0, PPC_ioB_read, PPC_ioB_write);
|
995 | a541f297 | bellard | cpu_register_physical_memory(0xBFFFFFF0, 0x4, PPC_io_memory); |
996 | a541f297 | bellard | // cpu_register_physical_memory(0xFEF00000, 0x4, PPC_io_memory);
|
997 | a541f297 | bellard | prep_NVRAM_init(); |
998 | a541f297 | bellard | |
999 | a541f297 | bellard | PPC_end_init(); |
1000 | a541f297 | bellard | } |