root / hw / sh_timer.c @ a0f42610
History | View | Annotate | Download (8.8 kB)
1 | cd1a3f68 | ths | /*
|
---|---|---|---|
2 | cd1a3f68 | ths | * SuperH Timer modules.
|
3 | cd1a3f68 | ths | *
|
4 | cd1a3f68 | ths | * Copyright (c) 2007 Magnus Damm
|
5 | cd1a3f68 | ths | * Based on arm_timer.c by Paul Brook
|
6 | cd1a3f68 | ths | * Copyright (c) 2005-2006 CodeSourcery.
|
7 | cd1a3f68 | ths | *
|
8 | 8e31bf38 | Matthew Fernandez | * This code is licensed under the GPL.
|
9 | cd1a3f68 | ths | */
|
10 | cd1a3f68 | ths | |
11 | 87ecb68b | pbrook | #include "hw.h" |
12 | 87ecb68b | pbrook | #include "sh.h" |
13 | 87ecb68b | pbrook | #include "qemu-timer.h" |
14 | 89e29451 | Benoît Canet | #include "exec-memory.h" |
15 | cd1a3f68 | ths | |
16 | cd1a3f68 | ths | //#define DEBUG_TIMER
|
17 | cd1a3f68 | ths | |
18 | cd1a3f68 | ths | #define TIMER_TCR_TPSC (7 << 0) |
19 | cd1a3f68 | ths | #define TIMER_TCR_CKEG (3 << 3) |
20 | cd1a3f68 | ths | #define TIMER_TCR_UNIE (1 << 5) |
21 | cd1a3f68 | ths | #define TIMER_TCR_ICPE (3 << 6) |
22 | cd1a3f68 | ths | #define TIMER_TCR_UNF (1 << 8) |
23 | cd1a3f68 | ths | #define TIMER_TCR_ICPF (1 << 9) |
24 | cd1a3f68 | ths | #define TIMER_TCR_RESERVED (0x3f << 10) |
25 | cd1a3f68 | ths | |
26 | cd1a3f68 | ths | #define TIMER_FEAT_CAPT (1 << 0) |
27 | cd1a3f68 | ths | #define TIMER_FEAT_EXTCLK (1 << 1) |
28 | cd1a3f68 | ths | |
29 | e7786f27 | aurel32 | #define OFFSET_TCOR 0 |
30 | e7786f27 | aurel32 | #define OFFSET_TCNT 1 |
31 | e7786f27 | aurel32 | #define OFFSET_TCR 2 |
32 | e7786f27 | aurel32 | #define OFFSET_TCPR 3 |
33 | e7786f27 | aurel32 | |
34 | cd1a3f68 | ths | typedef struct { |
35 | cd1a3f68 | ths | ptimer_state *timer; |
36 | cd1a3f68 | ths | uint32_t tcnt; |
37 | cd1a3f68 | ths | uint32_t tcor; |
38 | cd1a3f68 | ths | uint32_t tcr; |
39 | cd1a3f68 | ths | uint32_t tcpr; |
40 | cd1a3f68 | ths | int freq;
|
41 | cd1a3f68 | ths | int int_level;
|
42 | 703243a0 | balrog | int old_level;
|
43 | cd1a3f68 | ths | int feat;
|
44 | cd1a3f68 | ths | int enabled;
|
45 | 96e2fc41 | aurel32 | qemu_irq irq; |
46 | cd1a3f68 | ths | } sh_timer_state; |
47 | cd1a3f68 | ths | |
48 | cd1a3f68 | ths | /* Check all active timers, and schedule the next timer interrupt. */
|
49 | cd1a3f68 | ths | |
50 | cd1a3f68 | ths | static void sh_timer_update(sh_timer_state *s) |
51 | cd1a3f68 | ths | { |
52 | 703243a0 | balrog | int new_level = s->int_level && (s->tcr & TIMER_TCR_UNIE);
|
53 | 703243a0 | balrog | |
54 | 703243a0 | balrog | if (new_level != s->old_level)
|
55 | 96e2fc41 | aurel32 | qemu_set_irq (s->irq, new_level); |
56 | 703243a0 | balrog | |
57 | 703243a0 | balrog | s->old_level = s->int_level; |
58 | 703243a0 | balrog | s->int_level = new_level; |
59 | cd1a3f68 | ths | } |
60 | cd1a3f68 | ths | |
61 | c227f099 | Anthony Liguori | static uint32_t sh_timer_read(void *opaque, target_phys_addr_t offset) |
62 | cd1a3f68 | ths | { |
63 | cd1a3f68 | ths | sh_timer_state *s = (sh_timer_state *)opaque; |
64 | cd1a3f68 | ths | |
65 | cd1a3f68 | ths | switch (offset >> 2) { |
66 | e7786f27 | aurel32 | case OFFSET_TCOR:
|
67 | cd1a3f68 | ths | return s->tcor;
|
68 | e7786f27 | aurel32 | case OFFSET_TCNT:
|
69 | cd1a3f68 | ths | return ptimer_get_count(s->timer);
|
70 | e7786f27 | aurel32 | case OFFSET_TCR:
|
71 | cd1a3f68 | ths | return s->tcr | (s->int_level ? TIMER_TCR_UNF : 0); |
72 | e7786f27 | aurel32 | case OFFSET_TCPR:
|
73 | cd1a3f68 | ths | if (s->feat & TIMER_FEAT_CAPT)
|
74 | cd1a3f68 | ths | return s->tcpr;
|
75 | cd1a3f68 | ths | default:
|
76 | 2ac71179 | Paul Brook | hw_error("sh_timer_read: Bad offset %x\n", (int)offset); |
77 | cd1a3f68 | ths | return 0; |
78 | cd1a3f68 | ths | } |
79 | cd1a3f68 | ths | } |
80 | cd1a3f68 | ths | |
81 | c227f099 | Anthony Liguori | static void sh_timer_write(void *opaque, target_phys_addr_t offset, |
82 | cd1a3f68 | ths | uint32_t value) |
83 | cd1a3f68 | ths | { |
84 | cd1a3f68 | ths | sh_timer_state *s = (sh_timer_state *)opaque; |
85 | cd1a3f68 | ths | int freq;
|
86 | cd1a3f68 | ths | |
87 | cd1a3f68 | ths | switch (offset >> 2) { |
88 | e7786f27 | aurel32 | case OFFSET_TCOR:
|
89 | cd1a3f68 | ths | s->tcor = value; |
90 | cd1a3f68 | ths | ptimer_set_limit(s->timer, s->tcor, 0);
|
91 | cd1a3f68 | ths | break;
|
92 | e7786f27 | aurel32 | case OFFSET_TCNT:
|
93 | cd1a3f68 | ths | s->tcnt = value; |
94 | cd1a3f68 | ths | ptimer_set_count(s->timer, s->tcnt); |
95 | cd1a3f68 | ths | break;
|
96 | e7786f27 | aurel32 | case OFFSET_TCR:
|
97 | cd1a3f68 | ths | if (s->enabled) {
|
98 | cd1a3f68 | ths | /* Pause the timer if it is running. This may cause some
|
99 | cd1a3f68 | ths | inaccuracy dure to rounding, but avoids a whole lot of other
|
100 | cd1a3f68 | ths | messyness. */
|
101 | cd1a3f68 | ths | ptimer_stop(s->timer); |
102 | cd1a3f68 | ths | } |
103 | cd1a3f68 | ths | freq = s->freq; |
104 | cd1a3f68 | ths | /* ??? Need to recalculate expiry time after changing divisor. */
|
105 | cd1a3f68 | ths | switch (value & TIMER_TCR_TPSC) {
|
106 | cd1a3f68 | ths | case 0: freq >>= 2; break; |
107 | cd1a3f68 | ths | case 1: freq >>= 4; break; |
108 | cd1a3f68 | ths | case 2: freq >>= 6; break; |
109 | cd1a3f68 | ths | case 3: freq >>= 8; break; |
110 | cd1a3f68 | ths | case 4: freq >>= 10; break; |
111 | cd1a3f68 | ths | case 6: |
112 | cd1a3f68 | ths | case 7: if (s->feat & TIMER_FEAT_EXTCLK) break; |
113 | 2ac71179 | Paul Brook | default: hw_error("sh_timer_write: Reserved TPSC value\n"); break; |
114 | cd1a3f68 | ths | } |
115 | cd1a3f68 | ths | switch ((value & TIMER_TCR_CKEG) >> 3) { |
116 | cd1a3f68 | ths | case 0: break; |
117 | cd1a3f68 | ths | case 1: |
118 | cd1a3f68 | ths | case 2: |
119 | cd1a3f68 | ths | case 3: if (s->feat & TIMER_FEAT_EXTCLK) break; |
120 | 2ac71179 | Paul Brook | default: hw_error("sh_timer_write: Reserved CKEG value\n"); break; |
121 | cd1a3f68 | ths | } |
122 | cd1a3f68 | ths | switch ((value & TIMER_TCR_ICPE) >> 6) { |
123 | cd1a3f68 | ths | case 0: break; |
124 | cd1a3f68 | ths | case 2: |
125 | cd1a3f68 | ths | case 3: if (s->feat & TIMER_FEAT_CAPT) break; |
126 | 2ac71179 | Paul Brook | default: hw_error("sh_timer_write: Reserved ICPE value\n"); break; |
127 | cd1a3f68 | ths | } |
128 | cd1a3f68 | ths | if ((value & TIMER_TCR_UNF) == 0) |
129 | cd1a3f68 | ths | s->int_level = 0;
|
130 | cd1a3f68 | ths | |
131 | cd1a3f68 | ths | value &= ~TIMER_TCR_UNF; |
132 | cd1a3f68 | ths | |
133 | cd1a3f68 | ths | if ((value & TIMER_TCR_ICPF) && (!(s->feat & TIMER_FEAT_CAPT)))
|
134 | 2ac71179 | Paul Brook | hw_error("sh_timer_write: Reserved ICPF value\n");
|
135 | cd1a3f68 | ths | |
136 | cd1a3f68 | ths | value &= ~TIMER_TCR_ICPF; /* capture not supported */
|
137 | cd1a3f68 | ths | |
138 | cd1a3f68 | ths | if (value & TIMER_TCR_RESERVED)
|
139 | 2ac71179 | Paul Brook | hw_error("sh_timer_write: Reserved TCR bits set\n");
|
140 | cd1a3f68 | ths | s->tcr = value; |
141 | cd1a3f68 | ths | ptimer_set_limit(s->timer, s->tcor, 0);
|
142 | cd1a3f68 | ths | ptimer_set_freq(s->timer, freq); |
143 | cd1a3f68 | ths | if (s->enabled) {
|
144 | cd1a3f68 | ths | /* Restart the timer if still enabled. */
|
145 | cd1a3f68 | ths | ptimer_run(s->timer, 0);
|
146 | cd1a3f68 | ths | } |
147 | cd1a3f68 | ths | break;
|
148 | e7786f27 | aurel32 | case OFFSET_TCPR:
|
149 | cd1a3f68 | ths | if (s->feat & TIMER_FEAT_CAPT) {
|
150 | cd1a3f68 | ths | s->tcpr = value; |
151 | cd1a3f68 | ths | break;
|
152 | cd1a3f68 | ths | } |
153 | cd1a3f68 | ths | default:
|
154 | 2ac71179 | Paul Brook | hw_error("sh_timer_write: Bad offset %x\n", (int)offset); |
155 | cd1a3f68 | ths | } |
156 | cd1a3f68 | ths | sh_timer_update(s); |
157 | cd1a3f68 | ths | } |
158 | cd1a3f68 | ths | |
159 | cd1a3f68 | ths | static void sh_timer_start_stop(void *opaque, int enable) |
160 | cd1a3f68 | ths | { |
161 | cd1a3f68 | ths | sh_timer_state *s = (sh_timer_state *)opaque; |
162 | cd1a3f68 | ths | |
163 | cd1a3f68 | ths | #ifdef DEBUG_TIMER
|
164 | cd1a3f68 | ths | printf("sh_timer_start_stop %d (%d)\n", enable, s->enabled);
|
165 | cd1a3f68 | ths | #endif
|
166 | cd1a3f68 | ths | |
167 | cd1a3f68 | ths | if (s->enabled && !enable) {
|
168 | cd1a3f68 | ths | ptimer_stop(s->timer); |
169 | cd1a3f68 | ths | } |
170 | cd1a3f68 | ths | if (!s->enabled && enable) {
|
171 | cd1a3f68 | ths | ptimer_run(s->timer, 0);
|
172 | cd1a3f68 | ths | } |
173 | cd1a3f68 | ths | s->enabled = !!enable; |
174 | cd1a3f68 | ths | |
175 | cd1a3f68 | ths | #ifdef DEBUG_TIMER
|
176 | cd1a3f68 | ths | printf("sh_timer_start_stop done %d\n", s->enabled);
|
177 | cd1a3f68 | ths | #endif
|
178 | cd1a3f68 | ths | } |
179 | cd1a3f68 | ths | |
180 | cd1a3f68 | ths | static void sh_timer_tick(void *opaque) |
181 | cd1a3f68 | ths | { |
182 | cd1a3f68 | ths | sh_timer_state *s = (sh_timer_state *)opaque; |
183 | cd1a3f68 | ths | s->int_level = s->enabled; |
184 | cd1a3f68 | ths | sh_timer_update(s); |
185 | cd1a3f68 | ths | } |
186 | cd1a3f68 | ths | |
187 | 96e2fc41 | aurel32 | static void *sh_timer_init(uint32_t freq, int feat, qemu_irq irq) |
188 | cd1a3f68 | ths | { |
189 | cd1a3f68 | ths | sh_timer_state *s; |
190 | cd1a3f68 | ths | QEMUBH *bh; |
191 | cd1a3f68 | ths | |
192 | 7267c094 | Anthony Liguori | s = (sh_timer_state *)g_malloc0(sizeof(sh_timer_state));
|
193 | cd1a3f68 | ths | s->freq = freq; |
194 | cd1a3f68 | ths | s->feat = feat; |
195 | cd1a3f68 | ths | s->tcor = 0xffffffff;
|
196 | cd1a3f68 | ths | s->tcnt = 0xffffffff;
|
197 | cd1a3f68 | ths | s->tcpr = 0xdeadbeef;
|
198 | e7786f27 | aurel32 | s->tcr = 0;
|
199 | cd1a3f68 | ths | s->enabled = 0;
|
200 | 703243a0 | balrog | s->irq = irq; |
201 | cd1a3f68 | ths | |
202 | cd1a3f68 | ths | bh = qemu_bh_new(sh_timer_tick, s); |
203 | cd1a3f68 | ths | s->timer = ptimer_init(bh); |
204 | e7786f27 | aurel32 | |
205 | e7786f27 | aurel32 | sh_timer_write(s, OFFSET_TCOR >> 2, s->tcor);
|
206 | e7786f27 | aurel32 | sh_timer_write(s, OFFSET_TCNT >> 2, s->tcnt);
|
207 | e7786f27 | aurel32 | sh_timer_write(s, OFFSET_TCPR >> 2, s->tcpr);
|
208 | e7786f27 | aurel32 | sh_timer_write(s, OFFSET_TCR >> 2, s->tcpr);
|
209 | cd1a3f68 | ths | /* ??? Save/restore. */
|
210 | cd1a3f68 | ths | return s;
|
211 | cd1a3f68 | ths | } |
212 | cd1a3f68 | ths | |
213 | cd1a3f68 | ths | typedef struct { |
214 | 89e29451 | Benoît Canet | MemoryRegion iomem; |
215 | 89e29451 | Benoît Canet | MemoryRegion iomem_p4; |
216 | 89e29451 | Benoît Canet | MemoryRegion iomem_a7; |
217 | cd1a3f68 | ths | void *timer[3]; |
218 | cd1a3f68 | ths | int level[3]; |
219 | cd1a3f68 | ths | uint32_t tocr; |
220 | cd1a3f68 | ths | uint32_t tstr; |
221 | cd1a3f68 | ths | int feat;
|
222 | cd1a3f68 | ths | } tmu012_state; |
223 | cd1a3f68 | ths | |
224 | 89e29451 | Benoît Canet | static uint64_t tmu012_read(void *opaque, target_phys_addr_t offset, |
225 | 89e29451 | Benoît Canet | unsigned size)
|
226 | cd1a3f68 | ths | { |
227 | cd1a3f68 | ths | tmu012_state *s = (tmu012_state *)opaque; |
228 | cd1a3f68 | ths | |
229 | cd1a3f68 | ths | #ifdef DEBUG_TIMER
|
230 | cd1a3f68 | ths | printf("tmu012_read 0x%lx\n", (unsigned long) offset); |
231 | cd1a3f68 | ths | #endif
|
232 | cd1a3f68 | ths | |
233 | cd1a3f68 | ths | if (offset >= 0x20) { |
234 | cd1a3f68 | ths | if (!(s->feat & TMU012_FEAT_3CHAN))
|
235 | 2ac71179 | Paul Brook | hw_error("tmu012_write: Bad channel offset %x\n", (int)offset); |
236 | cd1a3f68 | ths | return sh_timer_read(s->timer[2], offset - 0x20); |
237 | cd1a3f68 | ths | } |
238 | cd1a3f68 | ths | |
239 | cd1a3f68 | ths | if (offset >= 0x14) |
240 | cd1a3f68 | ths | return sh_timer_read(s->timer[1], offset - 0x14); |
241 | cd1a3f68 | ths | |
242 | cd1a3f68 | ths | if (offset >= 0x08) |
243 | cd1a3f68 | ths | return sh_timer_read(s->timer[0], offset - 0x08); |
244 | cd1a3f68 | ths | |
245 | cd1a3f68 | ths | if (offset == 4) |
246 | cd1a3f68 | ths | return s->tstr;
|
247 | cd1a3f68 | ths | |
248 | cd1a3f68 | ths | if ((s->feat & TMU012_FEAT_TOCR) && offset == 0) |
249 | cd1a3f68 | ths | return s->tocr;
|
250 | cd1a3f68 | ths | |
251 | 2ac71179 | Paul Brook | hw_error("tmu012_write: Bad offset %x\n", (int)offset); |
252 | cd1a3f68 | ths | return 0; |
253 | cd1a3f68 | ths | } |
254 | cd1a3f68 | ths | |
255 | c227f099 | Anthony Liguori | static void tmu012_write(void *opaque, target_phys_addr_t offset, |
256 | 89e29451 | Benoît Canet | uint64_t value, unsigned size)
|
257 | cd1a3f68 | ths | { |
258 | cd1a3f68 | ths | tmu012_state *s = (tmu012_state *)opaque; |
259 | cd1a3f68 | ths | |
260 | cd1a3f68 | ths | #ifdef DEBUG_TIMER
|
261 | cd1a3f68 | ths | printf("tmu012_write 0x%lx 0x%08x\n", (unsigned long) offset, value); |
262 | cd1a3f68 | ths | #endif
|
263 | cd1a3f68 | ths | |
264 | cd1a3f68 | ths | if (offset >= 0x20) { |
265 | cd1a3f68 | ths | if (!(s->feat & TMU012_FEAT_3CHAN))
|
266 | 2ac71179 | Paul Brook | hw_error("tmu012_write: Bad channel offset %x\n", (int)offset); |
267 | cd1a3f68 | ths | sh_timer_write(s->timer[2], offset - 0x20, value); |
268 | cd1a3f68 | ths | return;
|
269 | cd1a3f68 | ths | } |
270 | cd1a3f68 | ths | |
271 | cd1a3f68 | ths | if (offset >= 0x14) { |
272 | cd1a3f68 | ths | sh_timer_write(s->timer[1], offset - 0x14, value); |
273 | cd1a3f68 | ths | return;
|
274 | cd1a3f68 | ths | } |
275 | cd1a3f68 | ths | |
276 | cd1a3f68 | ths | if (offset >= 0x08) { |
277 | cd1a3f68 | ths | sh_timer_write(s->timer[0], offset - 0x08, value); |
278 | cd1a3f68 | ths | return;
|
279 | cd1a3f68 | ths | } |
280 | cd1a3f68 | ths | |
281 | cd1a3f68 | ths | if (offset == 4) { |
282 | cd1a3f68 | ths | sh_timer_start_stop(s->timer[0], value & (1 << 0)); |
283 | cd1a3f68 | ths | sh_timer_start_stop(s->timer[1], value & (1 << 1)); |
284 | cd1a3f68 | ths | if (s->feat & TMU012_FEAT_3CHAN)
|
285 | cd1a3f68 | ths | sh_timer_start_stop(s->timer[2], value & (1 << 2)); |
286 | cd1a3f68 | ths | else
|
287 | cd1a3f68 | ths | if (value & (1 << 2)) |
288 | 2ac71179 | Paul Brook | hw_error("tmu012_write: Bad channel\n");
|
289 | cd1a3f68 | ths | |
290 | cd1a3f68 | ths | s->tstr = value; |
291 | cd1a3f68 | ths | return;
|
292 | cd1a3f68 | ths | } |
293 | cd1a3f68 | ths | |
294 | cd1a3f68 | ths | if ((s->feat & TMU012_FEAT_TOCR) && offset == 0) { |
295 | cd1a3f68 | ths | s->tocr = value & (1 << 0); |
296 | cd1a3f68 | ths | } |
297 | cd1a3f68 | ths | } |
298 | cd1a3f68 | ths | |
299 | 89e29451 | Benoît Canet | static const MemoryRegionOps tmu012_ops = { |
300 | 89e29451 | Benoît Canet | .read = tmu012_read, |
301 | 89e29451 | Benoît Canet | .write = tmu012_write, |
302 | 89e29451 | Benoît Canet | .endianness = DEVICE_NATIVE_ENDIAN, |
303 | cd1a3f68 | ths | }; |
304 | cd1a3f68 | ths | |
305 | 89e29451 | Benoît Canet | void tmu012_init(MemoryRegion *sysmem, target_phys_addr_t base,
|
306 | 89e29451 | Benoît Canet | int feat, uint32_t freq,
|
307 | 96e2fc41 | aurel32 | qemu_irq ch0_irq, qemu_irq ch1_irq, |
308 | 96e2fc41 | aurel32 | qemu_irq ch2_irq0, qemu_irq ch2_irq1) |
309 | cd1a3f68 | ths | { |
310 | cd1a3f68 | ths | tmu012_state *s; |
311 | cd1a3f68 | ths | int timer_feat = (feat & TMU012_FEAT_EXTCLK) ? TIMER_FEAT_EXTCLK : 0; |
312 | cd1a3f68 | ths | |
313 | 7267c094 | Anthony Liguori | s = (tmu012_state *)g_malloc0(sizeof(tmu012_state));
|
314 | cd1a3f68 | ths | s->feat = feat; |
315 | 703243a0 | balrog | s->timer[0] = sh_timer_init(freq, timer_feat, ch0_irq);
|
316 | 703243a0 | balrog | s->timer[1] = sh_timer_init(freq, timer_feat, ch1_irq);
|
317 | cd1a3f68 | ths | if (feat & TMU012_FEAT_3CHAN)
|
318 | 703243a0 | balrog | s->timer[2] = sh_timer_init(freq, timer_feat | TIMER_FEAT_CAPT,
|
319 | 703243a0 | balrog | ch2_irq0); /* ch2_irq1 not supported */
|
320 | 89e29451 | Benoît Canet | |
321 | 89e29451 | Benoît Canet | memory_region_init_io(&s->iomem, &tmu012_ops, s, |
322 | 89e29451 | Benoît Canet | "timer", 0x100000000ULL); |
323 | 89e29451 | Benoît Canet | |
324 | 89e29451 | Benoît Canet | memory_region_init_alias(&s->iomem_p4, "timer-p4",
|
325 | 89e29451 | Benoît Canet | &s->iomem, 0, 0x1000); |
326 | 89e29451 | Benoît Canet | memory_region_add_subregion(sysmem, P4ADDR(base), &s->iomem_p4); |
327 | 89e29451 | Benoît Canet | |
328 | 89e29451 | Benoît Canet | memory_region_init_alias(&s->iomem_a7, "timer-a7",
|
329 | 89e29451 | Benoît Canet | &s->iomem, 0, 0x1000); |
330 | 89e29451 | Benoît Canet | memory_region_add_subregion(sysmem, A7ADDR(base), &s->iomem_a7); |
331 | cd1a3f68 | ths | /* ??? Save/restore. */
|
332 | cd1a3f68 | ths | } |