root / hw / xilinx_zynq.c @ a1bc20df
History | View | Annotate | Download (5.7 kB)
1 | e3260506 | Peter A. G. Crosthwaite | /*
|
---|---|---|---|
2 | e3260506 | Peter A. G. Crosthwaite | * Xilinx Zynq Baseboard System emulation.
|
3 | e3260506 | Peter A. G. Crosthwaite | *
|
4 | e3260506 | Peter A. G. Crosthwaite | * Copyright (c) 2010 Xilinx.
|
5 | e3260506 | Peter A. G. Crosthwaite | * Copyright (c) 2012 Peter A.G. Crosthwaite (peter.croshtwaite@petalogix.com)
|
6 | e3260506 | Peter A. G. Crosthwaite | * Copyright (c) 2012 Petalogix Pty Ltd.
|
7 | e3260506 | Peter A. G. Crosthwaite | * Written by Haibing Ma
|
8 | e3260506 | Peter A. G. Crosthwaite | *
|
9 | e3260506 | Peter A. G. Crosthwaite | * This program is free software; you can redistribute it and/or
|
10 | e3260506 | Peter A. G. Crosthwaite | * modify it under the terms of the GNU General Public License
|
11 | e3260506 | Peter A. G. Crosthwaite | * as published by the Free Software Foundation; either version
|
12 | e3260506 | Peter A. G. Crosthwaite | * 2 of the License, or (at your option) any later version.
|
13 | e3260506 | Peter A. G. Crosthwaite | *
|
14 | e3260506 | Peter A. G. Crosthwaite | * You should have received a copy of the GNU General Public License along
|
15 | e3260506 | Peter A. G. Crosthwaite | * with this program; if not, see <http://www.gnu.org/licenses/>.
|
16 | e3260506 | Peter A. G. Crosthwaite | */
|
17 | e3260506 | Peter A. G. Crosthwaite | |
18 | e3260506 | Peter A. G. Crosthwaite | #include "sysbus.h" |
19 | e3260506 | Peter A. G. Crosthwaite | #include "arm-misc.h" |
20 | e3260506 | Peter A. G. Crosthwaite | #include "net.h" |
21 | e3260506 | Peter A. G. Crosthwaite | #include "exec-memory.h" |
22 | e3260506 | Peter A. G. Crosthwaite | #include "sysemu.h" |
23 | e3260506 | Peter A. G. Crosthwaite | #include "boards.h" |
24 | e3260506 | Peter A. G. Crosthwaite | #include "flash.h" |
25 | e3260506 | Peter A. G. Crosthwaite | #include "blockdev.h" |
26 | e3260506 | Peter A. G. Crosthwaite | #include "loader.h" |
27 | 559d489f | Peter A. G. Crosthwaite | #include "ssi.h" |
28 | 559d489f | Peter A. G. Crosthwaite | |
29 | 559d489f | Peter A. G. Crosthwaite | #define NUM_SPI_FLASHES 4 |
30 | e3260506 | Peter A. G. Crosthwaite | |
31 | e3260506 | Peter A. G. Crosthwaite | #define FLASH_SIZE (64 * 1024 * 1024) |
32 | e3260506 | Peter A. G. Crosthwaite | #define FLASH_SECTOR_SIZE (128 * 1024) |
33 | e3260506 | Peter A. G. Crosthwaite | |
34 | e3260506 | Peter A. G. Crosthwaite | #define IRQ_OFFSET 32 /* pic interrupts start from index 32 */ |
35 | e3260506 | Peter A. G. Crosthwaite | |
36 | e3260506 | Peter A. G. Crosthwaite | static struct arm_boot_info zynq_binfo = {}; |
37 | e3260506 | Peter A. G. Crosthwaite | |
38 | e3260506 | Peter A. G. Crosthwaite | static void gem_init(NICInfo *nd, uint32_t base, qemu_irq irq) |
39 | e3260506 | Peter A. G. Crosthwaite | { |
40 | e3260506 | Peter A. G. Crosthwaite | DeviceState *dev; |
41 | e3260506 | Peter A. G. Crosthwaite | SysBusDevice *s; |
42 | e3260506 | Peter A. G. Crosthwaite | |
43 | e3260506 | Peter A. G. Crosthwaite | qemu_check_nic_model(nd, "cadence_gem");
|
44 | e3260506 | Peter A. G. Crosthwaite | dev = qdev_create(NULL, "cadence_gem"); |
45 | e3260506 | Peter A. G. Crosthwaite | qdev_set_nic_properties(dev, nd); |
46 | e3260506 | Peter A. G. Crosthwaite | qdev_init_nofail(dev); |
47 | e3260506 | Peter A. G. Crosthwaite | s = sysbus_from_qdev(dev); |
48 | e3260506 | Peter A. G. Crosthwaite | sysbus_mmio_map(s, 0, base);
|
49 | e3260506 | Peter A. G. Crosthwaite | sysbus_connect_irq(s, 0, irq);
|
50 | e3260506 | Peter A. G. Crosthwaite | } |
51 | e3260506 | Peter A. G. Crosthwaite | |
52 | 559d489f | Peter A. G. Crosthwaite | static inline void zynq_init_spi_flashes(uint32_t base_addr, qemu_irq irq) |
53 | 559d489f | Peter A. G. Crosthwaite | { |
54 | 559d489f | Peter A. G. Crosthwaite | DeviceState *dev; |
55 | 559d489f | Peter A. G. Crosthwaite | SysBusDevice *busdev; |
56 | 559d489f | Peter A. G. Crosthwaite | SSIBus *spi; |
57 | 559d489f | Peter A. G. Crosthwaite | int i;
|
58 | 559d489f | Peter A. G. Crosthwaite | |
59 | 559d489f | Peter A. G. Crosthwaite | dev = qdev_create(NULL, "xilinx,spips"); |
60 | 559d489f | Peter A. G. Crosthwaite | qdev_init_nofail(dev); |
61 | 559d489f | Peter A. G. Crosthwaite | busdev = sysbus_from_qdev(dev); |
62 | 559d489f | Peter A. G. Crosthwaite | sysbus_mmio_map(busdev, 0, base_addr);
|
63 | 559d489f | Peter A. G. Crosthwaite | sysbus_connect_irq(busdev, 0, irq);
|
64 | 559d489f | Peter A. G. Crosthwaite | |
65 | 559d489f | Peter A. G. Crosthwaite | spi = (SSIBus *)qdev_get_child_bus(dev, "spi");
|
66 | 559d489f | Peter A. G. Crosthwaite | |
67 | 559d489f | Peter A. G. Crosthwaite | for (i = 0; i < NUM_SPI_FLASHES; ++i) { |
68 | 559d489f | Peter A. G. Crosthwaite | qemu_irq cs_line; |
69 | 559d489f | Peter A. G. Crosthwaite | |
70 | 559d489f | Peter A. G. Crosthwaite | dev = ssi_create_slave_no_init(spi, "m25p80");
|
71 | 559d489f | Peter A. G. Crosthwaite | qdev_prop_set_string(dev, "partname", "n25q128"); |
72 | 559d489f | Peter A. G. Crosthwaite | qdev_init_nofail(dev); |
73 | 559d489f | Peter A. G. Crosthwaite | |
74 | 559d489f | Peter A. G. Crosthwaite | cs_line = qdev_get_gpio_in(dev, 0);
|
75 | 559d489f | Peter A. G. Crosthwaite | sysbus_connect_irq(busdev, i+1, cs_line);
|
76 | 559d489f | Peter A. G. Crosthwaite | } |
77 | 559d489f | Peter A. G. Crosthwaite | |
78 | 559d489f | Peter A. G. Crosthwaite | } |
79 | 559d489f | Peter A. G. Crosthwaite | |
80 | 5f072e1f | Eduardo Habkost | static void zynq_init(QEMUMachineInitArgs *args) |
81 | e3260506 | Peter A. G. Crosthwaite | { |
82 | 5f072e1f | Eduardo Habkost | ram_addr_t ram_size = args->ram_size; |
83 | 5f072e1f | Eduardo Habkost | const char *cpu_model = args->cpu_model; |
84 | 5f072e1f | Eduardo Habkost | const char *kernel_filename = args->kernel_filename; |
85 | 5f072e1f | Eduardo Habkost | const char *kernel_cmdline = args->kernel_cmdline; |
86 | 5f072e1f | Eduardo Habkost | const char *initrd_filename = args->initrd_filename; |
87 | 17c2f0bf | Andreas Färber | ARMCPU *cpu; |
88 | e3260506 | Peter A. G. Crosthwaite | MemoryRegion *address_space_mem = get_system_memory(); |
89 | e3260506 | Peter A. G. Crosthwaite | MemoryRegion *ext_ram = g_new(MemoryRegion, 1);
|
90 | e3260506 | Peter A. G. Crosthwaite | MemoryRegion *ocm_ram = g_new(MemoryRegion, 1);
|
91 | e3260506 | Peter A. G. Crosthwaite | DeviceState *dev; |
92 | e3260506 | Peter A. G. Crosthwaite | SysBusDevice *busdev; |
93 | e3260506 | Peter A. G. Crosthwaite | qemu_irq *irqp; |
94 | e3260506 | Peter A. G. Crosthwaite | qemu_irq pic[64];
|
95 | e3260506 | Peter A. G. Crosthwaite | NICInfo *nd; |
96 | e3260506 | Peter A. G. Crosthwaite | int n;
|
97 | e3260506 | Peter A. G. Crosthwaite | qemu_irq cpu_irq; |
98 | e3260506 | Peter A. G. Crosthwaite | |
99 | e3260506 | Peter A. G. Crosthwaite | if (!cpu_model) {
|
100 | e3260506 | Peter A. G. Crosthwaite | cpu_model = "cortex-a9";
|
101 | e3260506 | Peter A. G. Crosthwaite | } |
102 | e3260506 | Peter A. G. Crosthwaite | |
103 | 17c2f0bf | Andreas Färber | cpu = cpu_arm_init(cpu_model); |
104 | 17c2f0bf | Andreas Färber | if (!cpu) {
|
105 | e3260506 | Peter A. G. Crosthwaite | fprintf(stderr, "Unable to find CPU definition\n");
|
106 | e3260506 | Peter A. G. Crosthwaite | exit(1);
|
107 | e3260506 | Peter A. G. Crosthwaite | } |
108 | 4bd74661 | Andreas Färber | irqp = arm_pic_init_cpu(cpu); |
109 | e3260506 | Peter A. G. Crosthwaite | cpu_irq = irqp[ARM_PIC_CPU_IRQ]; |
110 | e3260506 | Peter A. G. Crosthwaite | |
111 | e3260506 | Peter A. G. Crosthwaite | /* max 2GB ram */
|
112 | e3260506 | Peter A. G. Crosthwaite | if (ram_size > 0x80000000) { |
113 | e3260506 | Peter A. G. Crosthwaite | ram_size = 0x80000000;
|
114 | e3260506 | Peter A. G. Crosthwaite | } |
115 | e3260506 | Peter A. G. Crosthwaite | |
116 | e3260506 | Peter A. G. Crosthwaite | /* DDR remapped to address zero. */
|
117 | e3260506 | Peter A. G. Crosthwaite | memory_region_init_ram(ext_ram, "zynq.ext_ram", ram_size);
|
118 | e3260506 | Peter A. G. Crosthwaite | vmstate_register_ram_global(ext_ram); |
119 | e3260506 | Peter A. G. Crosthwaite | memory_region_add_subregion(address_space_mem, 0, ext_ram);
|
120 | e3260506 | Peter A. G. Crosthwaite | |
121 | e3260506 | Peter A. G. Crosthwaite | /* 256K of on-chip memory */
|
122 | e3260506 | Peter A. G. Crosthwaite | memory_region_init_ram(ocm_ram, "zynq.ocm_ram", 256 << 10); |
123 | e3260506 | Peter A. G. Crosthwaite | vmstate_register_ram_global(ocm_ram); |
124 | e3260506 | Peter A. G. Crosthwaite | memory_region_add_subregion(address_space_mem, 0xFFFC0000, ocm_ram);
|
125 | e3260506 | Peter A. G. Crosthwaite | |
126 | e3260506 | Peter A. G. Crosthwaite | DriveInfo *dinfo = drive_get(IF_PFLASH, 0, 0); |
127 | e3260506 | Peter A. G. Crosthwaite | |
128 | e3260506 | Peter A. G. Crosthwaite | /* AMD */
|
129 | e3260506 | Peter A. G. Crosthwaite | pflash_cfi02_register(0xe2000000, NULL, "zynq.pflash", FLASH_SIZE, |
130 | e3260506 | Peter A. G. Crosthwaite | dinfo ? dinfo->bdrv : NULL, FLASH_SECTOR_SIZE,
|
131 | e3260506 | Peter A. G. Crosthwaite | FLASH_SIZE/FLASH_SECTOR_SIZE, 1,
|
132 | e3260506 | Peter A. G. Crosthwaite | 1, 0x0066, 0x0022, 0x0000, 0x0000, 0x0555, 0x2aa, |
133 | e3260506 | Peter A. G. Crosthwaite | 0);
|
134 | e3260506 | Peter A. G. Crosthwaite | |
135 | e3260506 | Peter A. G. Crosthwaite | dev = qdev_create(NULL, "xilinx,zynq_slcr"); |
136 | e3260506 | Peter A. G. Crosthwaite | qdev_init_nofail(dev); |
137 | e3260506 | Peter A. G. Crosthwaite | sysbus_mmio_map(sysbus_from_qdev(dev), 0, 0xF8000000); |
138 | e3260506 | Peter A. G. Crosthwaite | |
139 | e3260506 | Peter A. G. Crosthwaite | dev = qdev_create(NULL, "a9mpcore_priv"); |
140 | e3260506 | Peter A. G. Crosthwaite | qdev_prop_set_uint32(dev, "num-cpu", 1); |
141 | e3260506 | Peter A. G. Crosthwaite | qdev_init_nofail(dev); |
142 | e3260506 | Peter A. G. Crosthwaite | busdev = sysbus_from_qdev(dev); |
143 | e3260506 | Peter A. G. Crosthwaite | sysbus_mmio_map(busdev, 0, 0xF8F00000); |
144 | e3260506 | Peter A. G. Crosthwaite | sysbus_connect_irq(busdev, 0, cpu_irq);
|
145 | e3260506 | Peter A. G. Crosthwaite | |
146 | e3260506 | Peter A. G. Crosthwaite | for (n = 0; n < 64; n++) { |
147 | e3260506 | Peter A. G. Crosthwaite | pic[n] = qdev_get_gpio_in(dev, n); |
148 | e3260506 | Peter A. G. Crosthwaite | } |
149 | e3260506 | Peter A. G. Crosthwaite | |
150 | 559d489f | Peter A. G. Crosthwaite | zynq_init_spi_flashes(0xE0006000, pic[58-IRQ_OFFSET]); |
151 | 559d489f | Peter A. G. Crosthwaite | zynq_init_spi_flashes(0xE0007000, pic[81-IRQ_OFFSET]); |
152 | 559d489f | Peter A. G. Crosthwaite | |
153 | e3260506 | Peter A. G. Crosthwaite | sysbus_create_simple("cadence_uart", 0xE0000000, pic[59-IRQ_OFFSET]); |
154 | e3260506 | Peter A. G. Crosthwaite | sysbus_create_simple("cadence_uart", 0xE0001000, pic[82-IRQ_OFFSET]); |
155 | e3260506 | Peter A. G. Crosthwaite | |
156 | e3260506 | Peter A. G. Crosthwaite | sysbus_create_varargs("cadence_ttc", 0xF8001000, |
157 | e3260506 | Peter A. G. Crosthwaite | pic[42-IRQ_OFFSET], pic[43-IRQ_OFFSET], pic[44-IRQ_OFFSET], NULL); |
158 | e3260506 | Peter A. G. Crosthwaite | sysbus_create_varargs("cadence_ttc", 0xF8002000, |
159 | e3260506 | Peter A. G. Crosthwaite | pic[69-IRQ_OFFSET], pic[70-IRQ_OFFSET], pic[71-IRQ_OFFSET], NULL); |
160 | e3260506 | Peter A. G. Crosthwaite | |
161 | e3260506 | Peter A. G. Crosthwaite | for (n = 0; n < nb_nics; n++) { |
162 | e3260506 | Peter A. G. Crosthwaite | nd = &nd_table[n]; |
163 | e3260506 | Peter A. G. Crosthwaite | if (n == 0) { |
164 | e3260506 | Peter A. G. Crosthwaite | gem_init(nd, 0xE000B000, pic[54-IRQ_OFFSET]); |
165 | e3260506 | Peter A. G. Crosthwaite | } else if (n == 1) { |
166 | e3260506 | Peter A. G. Crosthwaite | gem_init(nd, 0xE000C000, pic[77-IRQ_OFFSET]); |
167 | e3260506 | Peter A. G. Crosthwaite | } |
168 | e3260506 | Peter A. G. Crosthwaite | } |
169 | e3260506 | Peter A. G. Crosthwaite | |
170 | e3260506 | Peter A. G. Crosthwaite | zynq_binfo.ram_size = ram_size; |
171 | e3260506 | Peter A. G. Crosthwaite | zynq_binfo.kernel_filename = kernel_filename; |
172 | e3260506 | Peter A. G. Crosthwaite | zynq_binfo.kernel_cmdline = kernel_cmdline; |
173 | e3260506 | Peter A. G. Crosthwaite | zynq_binfo.initrd_filename = initrd_filename; |
174 | e3260506 | Peter A. G. Crosthwaite | zynq_binfo.nb_cpus = 1;
|
175 | e3260506 | Peter A. G. Crosthwaite | zynq_binfo.board_id = 0xd32;
|
176 | e3260506 | Peter A. G. Crosthwaite | zynq_binfo.loader_start = 0;
|
177 | 3aaa8dfa | Andreas Färber | arm_load_kernel(arm_env_get_cpu(first_cpu), &zynq_binfo); |
178 | e3260506 | Peter A. G. Crosthwaite | } |
179 | e3260506 | Peter A. G. Crosthwaite | |
180 | e3260506 | Peter A. G. Crosthwaite | static QEMUMachine zynq_machine = {
|
181 | e3260506 | Peter A. G. Crosthwaite | .name = "xilinx-zynq-a9",
|
182 | e3260506 | Peter A. G. Crosthwaite | .desc = "Xilinx Zynq Platform Baseboard for Cortex-A9",
|
183 | e3260506 | Peter A. G. Crosthwaite | .init = zynq_init, |
184 | e3260506 | Peter A. G. Crosthwaite | .use_scsi = 1,
|
185 | e3260506 | Peter A. G. Crosthwaite | .max_cpus = 1,
|
186 | e3260506 | Peter A. G. Crosthwaite | .no_sdcard = 1
|
187 | e3260506 | Peter A. G. Crosthwaite | }; |
188 | e3260506 | Peter A. G. Crosthwaite | |
189 | e3260506 | Peter A. G. Crosthwaite | static void zynq_machine_init(void) |
190 | e3260506 | Peter A. G. Crosthwaite | { |
191 | e3260506 | Peter A. G. Crosthwaite | qemu_register_machine(&zynq_machine); |
192 | e3260506 | Peter A. G. Crosthwaite | } |
193 | e3260506 | Peter A. G. Crosthwaite | |
194 | e3260506 | Peter A. G. Crosthwaite | machine_init(zynq_machine_init); |