Revision a455783b hw/ppce500_pci.c
| b/hw/ppce500_pci.c | ||
|---|---|---|
| 84 | 84 |
|
| 85 | 85 |
typedef struct PPCE500PCIState PPCE500PCIState; |
| 86 | 86 |
|
| 87 |
static uint32_t pcie500_cfgaddr_readl(void *opaque, target_phys_addr_t addr) |
|
| 88 |
{
|
|
| 89 |
PPCE500PCIState *pci = opaque; |
|
| 90 |
|
|
| 91 |
pci_debug("%s: (addr:" TARGET_FMT_plx ") -> value:%x\n", __func__, addr,
|
|
| 92 |
pci->pci_state.config_reg); |
|
| 93 |
return pci->pci_state.config_reg; |
|
| 94 |
} |
|
| 95 |
|
|
| 96 |
static CPUReadMemoryFunc * const pcie500_cfgaddr_read[] = {
|
|
| 97 |
&pcie500_cfgaddr_readl, |
|
| 98 |
&pcie500_cfgaddr_readl, |
|
| 99 |
&pcie500_cfgaddr_readl, |
|
| 100 |
}; |
|
| 101 |
|
|
| 102 |
static void pcie500_cfgaddr_writel(void *opaque, target_phys_addr_t addr, |
|
| 103 |
uint32_t value) |
|
| 104 |
{
|
|
| 105 |
PPCE500PCIState *controller = opaque; |
|
| 106 |
|
|
| 107 |
pci_debug("%s: value:%x -> (addr:" TARGET_FMT_plx ")\n", __func__, value,
|
|
| 108 |
addr); |
|
| 109 |
controller->pci_state.config_reg = value & ~0x3; |
|
| 110 |
} |
|
| 111 |
|
|
| 112 |
static CPUWriteMemoryFunc * const pcie500_cfgaddr_write[] = {
|
|
| 113 |
&pcie500_cfgaddr_writel, |
|
| 114 |
&pcie500_cfgaddr_writel, |
|
| 115 |
&pcie500_cfgaddr_writel, |
|
| 116 |
}; |
|
| 117 |
|
|
| 118 | 87 |
static uint32_t pci_reg_read4(void *opaque, target_phys_addr_t addr) |
| 119 | 88 |
{
|
| 120 | 89 |
PPCE500PCIState *pci = opaque; |
| ... | ... | |
| 324 | 293 |
controller->pci_dev = d; |
| 325 | 294 |
|
| 326 | 295 |
/* CFGADDR */ |
| 327 |
index = cpu_register_io_memory(pcie500_cfgaddr_read, |
|
| 328 |
pcie500_cfgaddr_write, controller); |
|
| 296 |
index = pci_host_config_register_io_memory_noswap(&controller->pci_state); |
|
| 329 | 297 |
if (index < 0) |
| 330 | 298 |
goto free; |
| 331 | 299 |
cpu_register_physical_memory(registers + PCIE500_CFGADDR, 4, index); |
Also available in: Unified diff